专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US07296215B2 Signal processing method and signal processing circuit 有权
标题翻译：信号处理方法和信号处理电路
公开(公告)号：US07296215B2
公开(公告)日：2007-11-13
申请号：US10922227
申请日：2004-08-18
申请人： Morishi Izumita , Terumi Takashi , Hideki Sawaguchi , Seiichi Mita
发明人： Morishi Izumita , Terumi Takashi , Hideki Sawaguchi , Seiichi Mita
IPC分类号： H03M13/03
CPC分类号： H03M13/29 , G11B20/10009 , H03M13/1111 , H03M13/1191 , H03M13/1515 , H03M13/2703 , H03M13/3746 , H03M13/45 , H03M13/6343 , H03M13/6505
摘要： In one embodiment, a symbol error correction encoder effects block interleaving on recording data and thereafter performs first error correction encoding on the recording data. Next, a symbol error correction encoder performs encoding on the whole block. A reproducing processing circuit outputs likelihood information of respective bits. A first error correction decoder corrects a random error produced upon recording and reproduction, using the likelihood information. Since it is possible to make an improvement in performance with respect to the random error by repetitive decoding at this time, the post-correction data is returned to the reproducing processing circuit. After the completion of such repetitive processing, the data is digitized and subjected to an error correction in symbol unit by a hard determination, and outputted to a symbol error correction decoder.
摘要翻译：在一个实施例中，符号纠错编码器对记录数据执行块交织，并且此后对记录数据执行第一纠错编码。接下来，符号纠错编码器对整个块执行编码。再现处理电路输出各位的似然信息。第一纠错解码器使用似然信息校正记录和再现时产生的随机误差。由于此时可以通过重复解码对随机误差进行性能改善，所以后校正数据返回到再生处理电路。在完成这样的重复处理之后，数据被数字化，并通过硬判断进行符号单位的纠错，并将其输出到符号纠错解码器。

12. 发明授权

US06731441B2 Information recording and reproducing apparatus 失效
标题翻译：信息记录和再现装置
公开(公告)号：US06731441B2
公开(公告)日：2004-05-04
申请号：US10214599
申请日：2002-08-09
申请人： Hideaki Maeda , Morishi Izumita , Terumi Takashi , Seiichi Mita
发明人： Hideaki Maeda , Morishi Izumita , Terumi Takashi , Seiichi Mita
IPC分类号： G11B2006
CPC分类号： G11B20/1403 , G11B20/10009
摘要： Here is disclosed an information recording and reproducing apparatus comprising a multi-phase quadrature angular modulator for subjecting a signal to be written on a recording medium to multi-phase quadrature angular modulation to generate a modulated signal expressing information in phase difference and frequency difference, a quantizer for generating a discrete signal by making discrete the amplitude of the modulated signal generated by the quadrature angular modulator with reference to a certain level, a write head for writing the output signal of the quantizer onto the recording medium, a read head for reading information written on the recording medium, a read compensate circuit for compensating the phase and amplitude of a signal readout of the read head, and a multi-phase quadrature angular demodulator for demodulating a signal supplied from the read compensate circuit by subjecting it to multi-phase quadrature angular demodulation. By expressing information to be recorded in phase difference or frequency difference, it is made possible to record or reproduce the information at the varying timing of amplitude, and the bit inversion interval can be controlled by regulating the timing of amplitude variation.
摘要翻译：这里公开了一种信息记录和再现装置，包括一个多相正交角度调制器，用于使信号被写入记录介质以进行多相正交角度调制以产生表示相位差和频差的信息的调制信号，量化器，用于通过使由正交角调制器产生的调制信号的幅度相对于一定电平离散来产生离散信号，用于将量化器的输出信号写入记录介质的写入头，用于读取信息的读取头写在记录介质上的读取补偿电路，用于补偿读取头的信号读出的相位和幅度的读取补偿电路;以及多相正交角解调器，用于对从读取的补偿电路提供的信号进行多相正交角解调。通过表示要以相位差或频率差记录的信息，可以在变化的幅度定时记录或再现信息，并且可以通过调节幅度变化的定时来控制位反转间隔。

13. 发明授权

US07028214B2 Signal processing apparatus and a data recording and reproducing apparatus including local memory processor 失效
公开(公告)号：US07028214B2
公开(公告)日：2006-04-11
申请号：US10206104
申请日：2002-07-29
申请人： Terumi Takashi , Seiichi Mita , Atsushi Saito
发明人： Terumi Takashi , Seiichi Mita , Atsushi Saito
IPC分类号： G06F11/00
CPC分类号： G11B20/10009 , G11B20/00086 , G11B20/10055 , G11B20/10074 , G11B20/10481 , G11B20/18 , G11B2020/10638 , G11B2020/183
摘要： In a data recovery processing, the conventional overhead, primarily, latency due to a rotational recording media is removed. Secondary, in a signal processing or in a recording and reproducing apparatus, reliability of data reproduction is improved by repeatedly processing data. These processing are achieved that input signal, i.e., raw analog signal read from the recording media is digitized to be stored in a secondary storage such as a memory or a FIFO memory. The apparatus includes a signal processing circuit to repeatedly process the stored digital signal in the secondary storage. When detecting data, operation of the circuit is efficiently controlled by a change over detector parameters, in which characteristics for the detecting performance. Resultantly, data recovery processing speed is increased and reliability of data reproduced is improved.

14. 发明申请

US20060069945A1 Signal processing apparatus and a data recording and reproducing apparatus including local memory processor 失效
公开(公告)号：US20060069945A1
公开(公告)日：2006-03-30
申请号：US11272837
申请日：2005-11-15
申请人： Terumi Takashi , Seiichi Mita , Atsushi Saito
发明人： Terumi Takashi , Seiichi Mita , Atsushi Saito
IPC分类号： G06F11/00
CPC分类号： G11B20/10009 , G11B20/00086 , G11B20/10055 , G11B20/10074 , G11B20/10481 , G11B20/18 , G11B2020/10638 , G11B2020/183
摘要： In a data recovery processing, the conventional overhead, primarily, latency due to a rotational recording media is removed. Secondary, in a signal processing or in a recording and reproducing apparatus, reliability of data reproduction is improved by repeatedly processing data. These processing are achieved that input signal, i.e., raw analog signal read from the recording media is digitized to be stored in a secondary storage such as a memory or a FIFO memory. The apparatus includes a signal processing circuit to repeatedly process the stored digital signal in the secondary storage. When detecting data, operation of the circuit is efficiently controlled by a change over detector parameters, in which characteristics for the detecting performance. Resultantly, data recovery processing speed is increased and reliability of data reproduced is improved.

15. 发明授权

US08117518B2 Signal processing apparatus and a data recording and reproducing apparatus including local memory processor 有权
标题翻译：信号处理装置和包括本地存储处理器的数据记录和再现装置
公开(公告)号：US08117518B2
公开(公告)日：2012-02-14
申请号：US12003270
申请日：2007-12-21
申请人： Terumi Takashi , Seiichi Mita , Atsushi Saito
发明人： Terumi Takashi , Seiichi Mita , Atsushi Saito
IPC分类号： G06F11/00
CPC分类号： G11B20/10009 , G11B20/00086 , G11B20/10055 , G11B20/10074 , G11B20/10481 , G11B20/18 , G11B2020/10638 , G11B2020/183
摘要： In a data recovery processing, the conventional overhead, primarily, latency due to a rotational recording media is removed. Secondary, in a signal processing or in a recording and reproducing apparatus, reliability of data reproduction is improved by repeatedly processing data. These processing are achieved that input signal, i.e., raw analog signal read from the recording media is digitized to be stored in a secondary storage such as a memory or a FIFO memory. The apparatus includes a signal processing circuit to repeatedly process the stored digital signal in the secondary storage. When detecting data, operation of the circuit is efficiently controlled by a change over detector parameters, in which characteristics for the detecting performance. Resultantly, data recovery processing speed is increased and reliability of data reproduced is improved.
摘要翻译：在数据恢复处理中，传统的开销，主要是由旋转记录介质引起的等待时间被去除。在信号处理或记录和再现装置中，通过重复处理数据来提高数据再现的可靠性。实现这些处理，即将从记录介质读取的原始模拟信号的输入信号数字化以存储在诸如存储器或FIFO存储器的辅助存储器中。该装置包括信号处理电路，用于重复处理二次存储器中存储的数字信号。当检测到数据时，通过改变检测器参数来有效地控制电路的操作，其中检测性能的特性。从而提高数据恢复处理速度，提高数据再现的可靠性。

16. 发明申请

US20080178060A1 Signal processing apparatus and a data recording and reproducing apparatus including local memory processor 有权
公开(公告)号：US20080178060A1
公开(公告)日：2008-07-24
申请号：US12003270
申请日：2007-12-21
申请人： Terumi Takashi , Seiichi Mita , Atsushi Saito
发明人： Terumi Takashi , Seiichi Mita , Atsushi Saito
IPC分类号： G06F11/00
CPC分类号： G11B20/10009 , G11B20/00086 , G11B20/10055 , G11B20/10074 , G11B20/10481 , G11B20/18 , G11B2020/10638 , G11B2020/183
摘要： In a data recovery processing, the conventional overhead, primarily, latency due to a rotational recording media is removed. Secondary, in a signal processing or in a recording and reproducing apparatus, reliability of data reproduction is improved by repeatedly processing data. These processing are achieved that input signal, i.e., raw analog signal read from the recording media is digitized to be stored in a secondary storage such as a memory or a FIFO memory. The apparatus includes a signal processing circuit to repeatedly process the stored digital signal in the secondary storage. When detecting data, operation of the circuit is efficiently controlled by a change over detector parameters, in which characteristics for the detecting performance. Resultantly, data recovery processing speed is increased and reliability of data reproduced is improved.

17. 发明授权

US07334165B2 Signal processing apparatus and a data recording and reproducing apparatus including local memory processor 失效
标题翻译：信号处理装置和包括本地存储处理器的数据记录和再现装置
公开(公告)号：US07334165B2
公开(公告)日：2008-02-19
申请号：US11272837
申请日：2005-11-15
申请人： Terumi Takashi , Seiichi Mita , Atsushi Saito
发明人： Terumi Takashi , Seiichi Mita , Atsushi Saito
IPC分类号： G06F11/00
CPC分类号： G11B20/10009 , G11B20/00086 , G11B20/10055 , G11B20/10074 , G11B20/10481 , G11B20/18 , G11B2020/10638 , G11B2020/183
摘要： In a data recovery processing, the conventional overhead, primarily, latency due to a rotational recording media is removed. Secondary, in a signal processing or in a recording and reproducing apparatus, reliability of data reproduction is improved by repeatedly processing data. These processing are achieved that input signal, i.e., raw analog signal read from the recording media is digitized to be stored in a secondary storage such as a memory or a FIFO memory. The apparatus includes a signal processing circuit to repeatedly process the stored digital signal in the secondary storage. When detecting data, operation of the circuit is efficiently controlled by a change over detector parameters, in which characteristics for the detecting performance. Resultantly, data recovery processing speed is increased and reliability of data reproduced is improved.
摘要翻译：在数据恢复处理中，传统的开销，主要是由旋转记录介质引起的等待时间被去除。在信号处理或记录和再现装置中，通过重复处理数据来提高数据再现的可靠性。实现这些处理，即将从记录介质读取的原始模拟信号的输入信号数字化以存储在诸如存储器或FIFO存储器的辅助存储器中。该装置包括信号处理电路，用于重复处理二次存储器中存储的数字信号。当检测到数据时，通过改变检测器参数来有效地控制电路的操作，其中检测性能的特性。从而提高数据恢复处理速度，提高数据再现的可靠性。

18. 发明申请

US20050044468A1 Signal processing method and signal processing circuit 有权
标题翻译：信号处理方法和信号处理电路
公开(公告)号：US20050044468A1
公开(公告)日：2005-02-24
申请号：US10922227
申请日：2004-08-18
申请人： Morishi Izumita , Terumi Takashi , Hideki Sawaguchi , Seiichi Mita
发明人： Morishi Izumita , Terumi Takashi , Hideki Sawaguchi , Seiichi Mita
IPC分类号： G06F11/10 , G11B20/10 , G11B20/18 , H03M13/11 , H03M13/15 , H03M13/27 , H03M13/29 , H03M13/45 , H03M13/00 , G11C29/00
CPC分类号： H03M13/29 , G11B20/10009 , H03M13/1111 , H03M13/1191 , H03M13/1515 , H03M13/2703 , H03M13/3746 , H03M13/45 , H03M13/6343 , H03M13/6505
摘要： In one embodiment, a symbol error correction encoder effects block interleaving on recording data and thereafter performs first error correction encoding on the recording data. Next, a symbol error correction encoder performs encoding on the whole block. A reproducing processing circuit outputs likelihood information of respective bits. A first error correction decoder corrects a random error produced upon recording and reproduction, using the likelihood information. Since it is possible to make an improvement in performance with respect to the random error by repetitive decoding at this time, the post-correction data is returned to the reproducing processing circuit. After the completion of such repetitive processing, the data is digitized and subjected to an error correction in symbol unit by a hard determination, and outputted to a symbol error correction decoder.
摘要翻译：在一个实施例中，符号纠错编码器在记录数据上实现块交错，并且此后对记录数据执行第一纠错编码。接下来，符号纠错编码器对整个块执行编码。再现处理电路输出各位的似然信息。第一纠错解码器使用似然信息校正记录和再现时产生的随机误差。由于此时可以通过重复解码对随机误差进行性能改善，所以后校正数据返回到再生处理电路。在完成这样的重复处理之后，数据被数字化，并通过硬判断进行符号单位的纠错，并将其输出到符号纠错解码器。

19. 发明授权

US06519715B1 Signal processing apparatus and a data recording and reproducing apparatus including local memory processor 有权
公开(公告)号：US06519715B1
公开(公告)日：2003-02-11
申请号：US09314955
申请日：1999-05-20
申请人： Terumi Takashi , Seiichi Mita , Atsushi Saito
发明人： Terumi Takashi , Seiichi Mita , Atsushi Saito
IPC分类号： G06F1100
CPC分类号： G11B20/10009 , G11B20/00086 , G11B20/10055 , G11B20/10074 , G11B20/10481 , G11B20/18 , G11B2020/10638 , G11B2020/183
摘要： In a data recovery processing, the conventional overhead, primarily, latency due to a rotational recording media is removed. Secondary, in a signal processing or in a recording and reproducing apparatus, reliability of data reproduction is improved by repeatedly processing data. These processing are achieved that input signal, i.e., raw analog signal read from the recording media is digitized to be stored in a secondary storage such as a memory or a FIFO memory. The apparatus includes a signal processing circuit to repeatedly process the stored digital signal in the secondary storage. When detecting data, operation of the circuit is efficiently controlled by a change over detector parameters, in which characteristics for the detecting performance. Resultantly, data recovery processing speed is increased and reliability of data reproduced is improved.

20. 发明授权

US07199955B2 Decoding apparatus and decoding method 失效
标题翻译：解码装置和解码方法
公开(公告)号：US07199955B2
公开(公告)日：2007-04-03
申请号：US10761322
申请日：2004-01-22
申请人： Akihiko Hirano , Seiichi Mita , Yoshiju Watanabe
发明人： Akihiko Hirano , Seiichi Mita , Yoshiju Watanabe
IPC分类号： G11B5/09
CPC分类号： G11B20/1833 , G11B5/012 , G11B5/09 , G11B20/10009 , H03M5/145 , H03M13/31
摘要： In a coding method which does not restrict a run length of “1” while data is recorded/reproduced, there are such a drawback that when an error correction is carried out, a total number of error data to be corrected is increased, and also errors of not-detectable data are increased. While data is coded, a continuous number of “1” contained in a code word is limited, and then an error correction is carried out inside a coding/decoding process operation. Thus, a recording/reproducing apparatus having a small number of decoding errors is available.
摘要翻译：在数据被记录/再现时不限制游程长度为“1”的编码方法存在这样的缺点：当执行错误校正时，增加要纠正的错误数据的总数，并且还不可检测数据的错误增加。在对数据进行编码的同时，对码字中包含的连续数“1”进行限制，然后在编码/解码处理动作中进行纠错。因此，具有少量解码错误的记录/再现装置是可用的。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式