专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20120086712A1 3D DISPLAY PANEL AND 3D DISPLAY APPARATUS USING THE SAME AND DRIVING METHOD THEREOF 有权
标题翻译： 3D显示面板和使用其的3D显示设备及其驱动方法
公开(公告)号：US20120086712A1
公开(公告)日：2012-04-12
申请号：US13267502
申请日：2011-10-06
申请人： Jong-hoon JUNG , Dae-sik KIM , Kyung-hoon CHA , Ho-seop LEE , Young-ji KO
发明人： Jong-hoon JUNG , Dae-sik KIM , Kyung-hoon CHA , Ho-seop LEE , Young-ji KO
IPC分类号： G06T15/00
CPC分类号： H04N13/341 , H04N13/398
摘要： A three-dimensional (3D) display panel, a 3D display apparatus using the same, and a driving method thereof are provided. The 3D display apparatus includes: an image display panel which displays an image; a phase shift panel which alternately shifts a polarization direction of light outputted from the image display panel; a backlight unit which provides a backlight; and a control unit which turns off the backlight unit during a crosstalk period where the phase shift panel performs the shift operation and to turn on the backlight unit for a stabilization period after the crosstalk period.
摘要翻译：提供三维（3D）显示面板，使用其的3D显示装置及其驱动方法。 3D显示装置包括：显示图像的图像显示面板; 相移面板，其交替地偏移从所述图像显示面板输出的光的偏振方向; 提供背光的背光单元; 以及控制单元，其在相移面板执行移位操作的串扰时段期间关闭背光单元，并且在串扰周期之后的稳定时段接通背光单元。

12. 发明申请

US20090310339A1 BACKLIGHT UNIT FOR LIQUID CRYSTAL DISPLAY DEVICE 有权
标题翻译：用于液晶显示装置的背光单元
公开(公告)号：US20090310339A1
公开(公告)日：2009-12-17
申请号：US12478023
申请日：2009-06-04
申请人： Jong-hoon JUNG
发明人： Jong-hoon JUNG
IPC分类号： G02F1/13357
CPC分类号： G02F1/133603 , G02F1/133608 , G02F2001/133612
摘要： Provided is a backlight unit for a liquid crystal display device. The backlight unit includes: a chassis; a printed circuit board connected to a side of the chassis, the printed circuit board including a plurality of light emitting diodes, and a pair of conductive pads through which power is supplied to the light emitting diodes, wherein the pair of conductive pads are disposed on an end of the printed circuit board; and a power socket into which the pair of the conductive pads are inserted.
摘要翻译：提供了一种用于液晶显示装置的背光单元。背光单元包括：底盘; 连接到底盘一侧的印刷电路板，印刷电路板包括多个发光二极管，以及一对导电焊盘，通过该导电焊盘向发光二极管供电，其中一对导电焊盘设置在印刷电路板的一端; 以及插入一对导电垫的电源插座。

13. 发明申请

US20090034348A1 WRITE DRIVER CIRCUIT OF AN UNMUXED BIT LINE SCHEME 有权
标题翻译：无线位线方案的写驱动电路
公开(公告)号：US20090034348A1
公开(公告)日：2009-02-05
申请号：US12184321
申请日：2008-08-01
申请人： Jong-hoon JUNG , Chan-ho Lee
发明人： Jong-hoon JUNG , Chan-ho Lee
IPC分类号： G11C7/12
CPC分类号： G11C7/1078 , G11C7/1048 , G11C7/1096 , G11C7/12
摘要： A write driver circuit of a semiconductor memory to provide an unmuxed bit line scheme which reduces a height of an unmuxed Y-path so as to reduce an area of a chip in the memory. The write driver circuit can include an input latch circuit which latches input data, in response to an input enable signal; a first write driver which receives write data output from the input latch circuit, in response to a write enable signal, and outputs data to a bit line; and a second write driver which receives inverse data of the write data output from the input latch circuit, in response to the write enable signal, and outputs data to a complementary bit line, wherein the first and second write drivers have a NAND gate type structure and function as a write driver and a precharge driver.
摘要翻译：一种半导体存储器的写入驱动器电路，用于提供一种未复位的位线方案，其减小了未变形的Y路径的高度，以便减小存储器中芯片的面积。写入驱动器电路可以包括输入锁存电路，其响应于输入使能信号锁存输入数据; 第一写驱动器，响应于写使能信号接收从输入锁存电路输出的写数据，并将数据输出到位线; 以及第二写入驱动器，其响应于所述写入使能信号接收从所述输入锁存电路输出的写入数据的反向数据，并将数据输出到互补位线，其中所述第一和第二写入驱动器具有与非门类型结构并用作写入驱动器和预充电驱动器。

14. 发明申请

US20140001564A1 SEMICONDUCTOR INTEGRATED CIRCUIT, METHOD OF DESIGNING THE SAME, AND METHOD OF FABRICATING THE SAME 有权
标题翻译：半导体集成电路，其设计方法及其制造方法
公开(公告)号：US20140001564A1
公开(公告)日：2014-01-02
申请号：US13800483
申请日：2013-03-13
申请人： Tae-joong SONG , Pil-un KO , Gyu-hong KIM , Jong-hoon JUNG
发明人： Tae-joong SONG , Pil-un KO , Gyu-hong KIM , Jong-hoon JUNG
IPC分类号： G06F17/50 , H01L27/092
CPC分类号： G06F17/5072 , G06F17/50 , G06F17/5077 , G06F17/5081 , H01L27/0207 , H01L27/092 , H01L27/0924 , H01L29/6681
摘要： A semiconductor integrated circuit designing method capable of minimizing a parasitic capacitance generated by an overhead in conductive lines, especially a gate line, a semiconductor integrated circuit according to the designing method, and a fabricating method thereof are provided. A method of designing a semiconductor integrated circuit having a FinFET architecture, includes: performing a pre-simulation of the semiconductor integrated circuit to be designed; designing a layout of components of the semiconductor integrated circuit based on a result of the pre-simulation, the components comprising first and second device areas and a first conductive line extending across the first and second device areas; modifying a first cutting area, that is arranged between the first and second device areas and electrically cuts the first conductive line, according to at least one design rule to minimize an overhead of the first conductive line created by the first cutting area.
摘要翻译：提供了一种半导体集成电路设计方法及其制造方法，该方法能够最小化由导线，特别是栅极线，半导体集成电路中的开销产生的寄生电容及其制造方法。一种设计具有FinFET架构的半导体集成电路的方法，包括：对要设计的半导体集成电路进行预仿真; 基于预仿真的结果设计半导体集成电路的部件的布局，所述部件包括第一和第二器件区域以及跨越第一和第二器件区域延伸的第一导电线; 根据至少一个设计规则修改布置在第一和第二设备区域之间并且电切割第一导电线的第一切割区域，以使由第一切割区域产生的第一导电线路的开销最小化。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式