会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明授权
    • Array substrate having double-layered metal patterns and method of fabricating the same
    • 具有双层金属图案的阵列基板及其制造方法
    • US07061565B2
    • 2006-06-13
    • US10685419
    • 2003-10-16
    • Oh-Nam KwonKyoung-Mook LeeNack-Bong Choi
    • Oh-Nam KwonKyoung-Mook LeeNack-Bong Choi
    • G02F1/1343G02F1/136H01L31/20H01L29/04H01L21/20
    • G02F1/136286G02F1/136227G02F1/1368G02F2001/13629G02F2001/136295H01L27/12H01L27/124
    • An array substrate having double-layered metal patterns for use in a liquid crystal display device and a manufacturing method thereof are disclosed in the present invention. The array substrate includes a gate electrode and a gate line each having a molybdenum alloy (Mo-alloy) layer and a copper (Cu) layer configured sequentially on a substrate; a gate insulation layer on the substrate to cover the gate electrode and the gate line; an active layer arranged on the gate insulation layer in a portion over the gate electrode; an ohmic contact layer on the active layer; a data line on the gate insulation layer, the data line crossing the gate line and defining a pixel region; source and drain electrodes on the ohmic contact layer, the source electrode extending from the data line, and the drain electrode spaced apart from the source electrode; a passivation layer on the gate insulation layer covering the data line and the source and drain electrode, the passivation layer having a drain contact hole exposing a portion of the drain electrode; and a pixel electrode configured on the passivation layer in the pixel region, the pixel electrode electrically contacting the drain electrode through the drain contact hole.
    • 在本发明中公开了具有用于液晶显示装置的双层金属图案的阵列基板及其制造方法。 阵列基板包括栅极电极和栅极线,每个栅极线均具有在基板上顺序配置的钼合金(Mo合金)层和铜(Cu)层; 栅极绝缘层,覆盖栅电极和栅极线; 位于所述栅电极上的部分上的所述栅极绝缘层上的有源层; 有源层上的欧姆接触层; 栅极绝缘层上的数据线,与栅极线交叉并限定像素区域的数据线; 欧姆接触层上的源极和漏极,从数据线延伸的源电极和与源电极间隔开的漏电极; 覆盖数据线和源极和漏极的栅极绝缘层上的钝化层,钝化层具有暴露出漏电极的一部分的漏极接触孔; 以及像素电极,其构造在所述像素区域中的所述钝化层上,所述像素电极通过所述漏极接触孔与所述漏电极电接触。
    • 17. 发明申请
    • Method of fabricating array substrate having double-layered patterns
    • 具有双层图案的阵列基板的制造方法
    • US20090227053A1
    • 2009-09-10
    • US12320133
    • 2009-01-16
    • Oh-Nam KwonKyoung-Mook LeeNack-Bong Choi
    • Oh-Nam KwonKyoung-Mook LeeNack-Bong Choi
    • H01L21/283G02F1/13
    • G02F1/136286G02F2001/13629G02F2001/136295H01L27/12H01L27/124H01L29/458
    • An array substrate having double-layered metal patterns for use in a liquid crystal display device and a manufacturing method thereof are disclosed in the present invention. The array substrate includes a gate electrode and a gate line each having a molybdenum alloy (Mo-alloy) layer and a copper (Cu) layer configured sequentially on a substrate; a gate insulation layer on the substrate to cover the gate electrode and the gate line; an active layer arranged on the gate insulation layer in a portion over the gate electrode; an ohmic contact layer on the active layer; a data line on the gate insulation layer, the data line crossing the gate line and defining a pixel region; source and drain electrodes on the ohmic contact layer, the source electrode extending from the data line, and the drain electrode spaced apart from the source electrode; a passivation layer on the gate insulation layer covering the data line and the source and drain electrode, the passivation layer having a drain contact hole exposing a portion of the drain electrode; and a pixel electrode configured on the passivation layer in the pixel region, the pixel electrode electrically contacting the drain electrode through the drain contact hole.
    • 在本发明中公开了具有用于液晶显示装置的双层金属图案的阵列基板及其制造方法。 阵列基板包括栅极电极和栅极线,每个栅极线均具有在基板上顺序配置的钼合金(Mo合金)层和铜(Cu)层; 栅极绝缘层,覆盖栅电极和栅极线; 位于所述栅电极上的部分上的所述栅极绝缘层上的有源层; 有源层上的欧姆接触层; 栅极绝缘层上的数据线,与栅极线交叉并限定像素区域的数据线; 欧姆接触层上的源极和漏极,从数据线延伸的源电极和与源电极间隔开的漏电极; 覆盖数据线和源极和漏极的栅极绝缘层上的钝化层,钝化层具有暴露出漏电极的一部分的漏极接触孔; 以及像素电极,其构造在所述像素区域中的所述钝化层上,所述像素电极通过所述漏极接触孔与所述漏电极电接触。