专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US08646308B2 Robust self testing of a motion sensor system 有权
标题翻译：运动传感器系统的稳健自检
公开(公告)号：US08646308B2
公开(公告)日：2014-02-11
申请号：US12754251
申请日：2010-04-05
申请人： Michael Mueck
发明人： Michael Mueck
IPC分类号： G01P21/00
CPC分类号： G01P21/00 , G01P15/125
摘要： A method for self-testing a dual-mass linear accelerometer in which a self-test voltage is applied to urge the two masses to move in opposite directions. Self-test signals are then applied to obtain a differential mode signal to detect masses repositioned in opposing directions. During testing, common disturbances to the two masses are rejected as common mode signals.
摘要翻译：一种用于自测试双质量线性加速度计的方法，其中施加自检电压以促使两个质量沿相反方向移动。然后施加自检信号以获得差模信号以检测在相反方向上重新定位的质量。在测试期间，对两个质量的共同扰动被拒绝作为共模信号。

12. 发明申请

US20110234534A1 CAPACITANCE MEASUREMENT SYSTEM AND METHOD 有权
标题翻译：电容测量系统和方法
公开(公告)号：US20110234534A1
公开(公告)日：2011-09-29
申请号：US13151712
申请日：2011-06-02
申请人： Michael Mueck , Ronald F. Cormier, JR.
发明人： Michael Mueck , Ronald F. Cormier, JR.
IPC分类号： G06F3/044
CPC分类号： G01R27/2605 , G01D1/00 , G01D15/00 , G01D21/00 , G06F3/044
摘要： A capacitance measurement system precharges first terminals (21-0 . . . 21-k . . . 21-n) of a plurality of capacitors (25-0 . . . 25-k . . . 25), respectively, of a CDAC (capacitor digital-to-analog converter) (23) included in a SAR (successive approximation register) converter (17) to a first voltage (VDD) and pre-charges a first terminal (3-j) of a capacitor (CSENj) to a second voltage (GND). The first terminals are coupled to the first terminal of the capacitor to redistribute charges therebetween so as to generate a first voltage on the first terminals and the first terminal of the capacitor, the first voltage being representative of a capacitance of the first capacitor (CSENj). A SAR converter converts the first voltage to a digital representation (DATA) of the capacitor. The capacitance can be a touch screen capacitance.
摘要翻译：电容测量系统分别为CDAC的多个电容器（25-0。。25-k。。25）的第一端子（21-0。。21-k。。21-n）预充电包括在SAR（逐次逼近寄存器）转换器（17）中的电容（数字 - 模拟转换器）（23）到第一电压（VDD）并对电容器（CSENj）的第一端子（3-j）进行预充电，到第二电压（GND）。第一端子耦合到电容器的第一端子以重新分配电荷，以在第一端子和电容器的第一端子上产生第一电压，第一电压代表第一电容器（CSENj）的电容，。 SAR转换器将第一电压转换为电容器的数字表示（DATA）。电容可以是触摸屏电容。

13. 发明申请

US20080129573A1 Differential input successive approximation analog to digital converter with common mode rejection 有权
标题翻译：具有共模抑制的差分输入逐次逼近模数转换器
公开(公告)号：US20080129573A1
公开(公告)日：2008-06-05
申请号：US11633368
申请日：2006-12-04
申请人： Michael Mueck , Michael Christian Wohnsen Coln
发明人： Michael Mueck , Michael Christian Wohnsen Coln
IPC分类号： H03M1/34
CPC分类号： H03M1/0682 , H03M1/468 , H03M1/804
摘要： A Successive Approximation Routine converter is provided in which a comparator is responsive to an output of a first Digital to Analog Converter, and an output of a second Digital to Analog Converter and to a DAC common mode output reference voltage, and wherein the comparator provides data to a SAR controller indicating which one of the DAC outputs is greater than the other, and how a common mode voltage on the DAC outputs compares to the reference voltage. On this basis the SAR controller can add or subtract a common mode offset to the trial words being presented at a given bit trial such that both differential and common mode convergence is achieved.
摘要翻译：提供了一种连续近似例程转换器，其中比较器响应于第一数模转换器的输出和第二数模转换器的输出以及DAC共模输出参考电压，并且其中比较器提供数据到一个SAR控制器，指示哪个DAC输出大于另一个，以及DAC输出端的共模电压如何与参考电压相比较。在此基础上，SAR控制器可以对给定位试验中呈现的试用字进行加法或减法，以实现差模和共模收敛。

14. 发明授权

US5381148A Method and apparatus for calibrating a gain control circuit 失效
标题翻译：用于校准增益控制电路的方法和装置
公开(公告)号：US5381148A
公开(公告)日：1995-01-10
申请号：US90799
申请日：1993-07-12
申请人： Michael Mueck , Paul F. Ferguson, Jr.
发明人： Michael Mueck , Paul F. Ferguson, Jr.
IPC分类号： H03M1/70 , H03F3/34 , H03G1/04 , H03G3/02 , H03M1/10 , H03M1/66 , H03M3/02
CPC分类号： H03G1/04 , H03M1/1019 , H03M3/38 , H03M1/66 , H03M3/51
摘要： A system includes a digital-to-analog converter circuit and a calibration circuit. The digital-to-analog converter circuit includes a gain control circuit providing volume adjustment. The system includes a calibration mode and a normal mode of operation. During calibration, a correction value associated with the gain control circuit is measured by the calibration circuit and stored. During normal operation, the stored correction value is combined with the input before provision of the same to the DAC circuit such that, for a predetermined input of midscale code, the desired system output remains constant despite any change in the volume setting of the gain control circuit.
摘要翻译：系统包括数模转换器电路和校准电路。数模转换器电路包括提供音量调节的增益控制电路。该系统包括校准模式和正常操作模式。在校准期间，与增益控制电路相关联的校正值由校准电路测量并存储。在正常操作期间，将存储的校正值与其提供给DAC电路之前的输入组合，使得对于预定的中间码的输入，期望的系统输出保持恒定，尽管增益控制的音量设置有任何改变电路。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式