专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20080162868A1 Means to share translation lookaside buffer (TLB) entries between different contexts 有权
标题翻译：在不同上下文之间共享翻译后备缓冲区（TLB）条目的方法
公开(公告)号：US20080162868A1
公开(公告)日：2008-07-03
申请号：US11647894
申请日：2006-12-28
申请人： Andy Glew
发明人： Andy Glew
IPC分类号： G06F12/08
CPC分类号： G06F12/1027 , G06F2212/656 , Y02D10/13
摘要： A method and apparatus for sharing translation buffer entries between multiple processing resources is herein described. A sharing field in a translation entry is to represent that the translation entry is to be associated with/shared between a plurality of processing resources, if the translation entry is determined to be the same for the plurality of processing resources. Upon a miss to a translation buffer associated with a first resource, a new translation for the first resource is completed. The new translation is compared to other entries in the translation buffer to determine if any other entries include the same translation for other resources. In response to determining other resources are associated with the same translation, a sharing field in a translation entry is to indicate which resources the entry is to be associated with/shared between.
摘要翻译：这里描述了用于在多个处理资源之间共享转换缓冲器条目的方法和装置。如果翻译条目被确定为对于多个处理资源相同，则翻译条目中的共享字段是表示翻译条目将与多个处理资源相关联/共享。在错过与第一资源相关联的翻译缓冲器时，完成第一资源的新翻译。将新翻译与翻译缓冲区中的其他条目进行比较，以确定其他条目是否包含与其他资源相同的翻译。响应于确定其他资源与相同的翻译相关联，翻译条目中的共享字段是指示该条目将与哪个资源相关联/共享。

12. 发明授权

US5561780A Method and apparatus for combining uncacheable write data into cache-line-sized write buffers 失效
标题翻译：将不可写入写入数据组合成高速缓存行大小的写入缓冲器的方法和装置
公开(公告)号：US5561780A
公开(公告)日：1996-10-01
申请号：US176395
申请日：1993-12-30
申请人： Andy Glew , Nitin Sarangdhar , Mandar Joshi
发明人： Andy Glew , Nitin Sarangdhar , Mandar Joshi
IPC分类号： G06F12/08
CPC分类号： G06F12/0895 , G06F12/0888 , G06F12/0804
摘要： The write-combining buffer combines data from separate data write operations into cache-line-sized buffer units for uncacheable types of data, such as frame buffer data. The write-combining buffer is implemented within a microprocessor having a data cache unit storing cacheable data within cache-lines. The data cache unit includes components and circuitry provided for efficiently inputting and outputting cache-line-sized units of data. By combining many uncacheable data write operations within a single cache-line-sized buffer, the circuitry and techniques employed for processing cache-lines are exploited in the processing of uncacheable data as well. A particular implementation is described wherein uncacheable data units corresponding to graphics write operations within an out-of-order microprocessor are combined into cache-line-sized buffers, then transmitted to a frame buffer using a burst mode eviction. Processor ordering requirements are ignored and global observability is relaxed for the graphics write operations. If the cache line sized buffer is not full when evicted, then a sequence of one or more burst-mode partial writes are employed to evict all data within the cache line sized buffer. If partial writes are employed, no delay between the partial writes is required.
摘要翻译：写组合缓冲器将来自单独数据写入操作的数据组合成用于不可缓存类型的数据（例如帧缓冲器数据）的高速缓存行大小的缓冲器单元。写组合缓冲器在具有数据高速缓存单元的微处理器内实现，该缓存单元在高速缓存行中存储可缓存数据。数据高速缓存单元包括用于有效地输入和输出高速缓存行大小的数据单元的组件和电路。通过在单个高速缓存行大小的缓冲器中组合许多不可缓存的数据写操作，用于处理高速缓存行的电路和技术也用于处理不可缓存的数据。描述了特定实现，其中对应于无序微处理器内的图形写入操作的不可缓存的数据单元组合成高速缓存行大小的缓冲器，然后使用突发模式驱逐发送到帧缓冲器。处理器排序要求被忽略，并且图形写入操作放宽了全局可观察性。如果缓存行大小的缓冲区在被驱逐时不满，则采用一个或多个突发模式部分写入的序列来驱逐高速缓存行大小的缓冲区内的所有数据。如果采用部分写入，则不需要部分写入之间的延迟。

13. 发明授权

US5680565A Method and apparatus for performing page table walks in a microprocessor capable of processing speculative instructions 失效
标题翻译：用于在能够处理推测性指令的微处理器中执行页表行进的方法和装置
公开(公告)号：US5680565A
公开(公告)日：1997-10-21
申请号：US176363
申请日：1993-12-30
申请人： Andy Glew , Glenn Hinton , Haitham Akkary
发明人： Andy Glew , Glenn Hinton , Haitham Akkary
IPC分类号： G06F9/38 , G06F12/10 , G06F12/12
CPC分类号： G06F9/3834 , G06F12/1027 , G06F9/3842 , G06F2212/206 , G06F2212/684
摘要： A page table walk is performed in response to a data translation lookaside buffer miss based on a speculative memory instruction. In the event of a data translation lookaside buffer miss, a page miss handler determines whether the memory micro-instruction causing the miss is a speculative or non-speculative micro-instruction. If non-speculative, the page miss handler performs a non-speculative page table walk. If the memory micro-instruction causing the miss is a speculative micro-instruction, the page miss handler initiates a speculative page table walk. While performing the speculative page table walk, the page miss handler determines whether page table memory accessed during the page table walk is speculateable or non-speculateable memory. If non-speculateable, the speculative page table walk is aborted. A micro-instruction assisted page table walk is performed whenever access or dirty bits must be set for the pages accessed in the page table walk.
摘要翻译：响应于基于推测性存储器指令的数据转换后备缓存器未命中来执行页表步行。在数据转换后备缓存器未命中的情况下，页面未命中处理器确定导致未命中的存储器微指令是否是推测性或非推测性微指令。如果不推测，则页面错误处理程序执行非推测性页面表。如果导致错过的存储器微指令是推测性微指令，则页错误处理程序启动推测页表行走。在执行推测页表行进时，页面未命中处理程序确定在页表行走期间访问的页表存储器是否是可推测的或不可推测的存储器。如果不可推测，则推测页表的步行中止。无论访问页面还是脏位都必须设置为在页面表中访问的页面，执行微指令辅助页面表。

14. 发明授权

US08645666B2 Means to share translation lookaside buffer (TLB) entries between different contexts 有权
标题翻译：在不同上下文之间共享翻译后备缓冲区（TLB）条目的方法
公开(公告)号：US08645666B2
公开(公告)日：2014-02-04
申请号：US11647894
申请日：2006-12-28
申请人： Andy Glew
发明人： Andy Glew
IPC分类号： G06F12/00
CPC分类号： G06F12/1027 , G06F2212/656 , Y02D10/13
摘要： A method and apparatus for sharing translation buffer entries between multiple processing resources is herein described. A sharing field in a translation entry is to represent that the translation entry is to be associated with/shared between a plurality of processing resources, if the translation entry is determined to be the same for the plurality of processing resources. Upon a miss to a translation buffer associated with a first resource, a new translation for the first resource is completed. The new translation is compared to other entries in the translation buffer to determine if any other entries include the same translation for other resources. In response to determining other resources are associated with the same translation, a sharing field in a translation entry is to indicate which resources the entry is to be associated with/shared between.
摘要翻译：这里描述了用于在多个处理资源之间共享转换缓冲器条目的方法和装置。如果翻译条目被确定为对于多个处理资源相同，则翻译条目中的共享字段是表示翻译条目将与多个处理资源相关联/共享。在错过与第一资源相关联的翻译缓冲器时，完成第一资源的新翻译。将新翻译与翻译缓冲区中的其他条目进行比较，以确定其他条目是否包含与其他资源相同的翻译。响应于确定其他资源与相同的翻译相关联，翻译条目中的共享字段是指示该条目将与哪个资源相关联/共享。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式