会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 19. 发明授权
    • Vertex processor with multiple interfaces
    • 具有多个接口的顶点处理器
    • US07151543B1
    • 2006-12-19
    • US10704444
    • 2003-11-07
    • Henry P. MoretonMatthew N. PapakiposJohn Erik Lindholm
    • Henry P. MoretonMatthew N. PapakiposJohn Erik Lindholm
    • G09G5/39
    • G06T15/00G06T2210/32
    • Method and interface for sending vertex data output from a vertex processing unit to memory is described. Conventionally, the vertex data output is not output directly to memory via a dedicated write interface, but is instead passed through downstream computation units in a graphics processor and written to memory via the write interface normally used to write pixel data. When the downstream computation units are configured to pass the vertex data output through unmodified, processing of the vertex data output by the downstream computation units is deferred until a second pass through those units. When the vertex data output is output directly to memory, processing of the vertex data output by the downstream computation units can be initiated during a first pass through those units.
    • 描述从顶点处理单元向存储器输出顶点数据的方法和接口。 通常,顶点数据输出不通过专用写入接口直接输出到存储器,而是通过图形处理器中的下游计算单元传送,并通过通常用于写入像素数据的写入接口写入存储器。 当下游计算单元被配置为通过未修改的顶点数据输出传递时,由下游计算单元输出的顶点数据的处理被推迟到第二次通过这些单元。 当顶点数据输出被直接输出到存储器时,由下游计算单元输出的顶点数据的处理可以在首次通过这些单元时启动。