专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US08140770B2 Data processing system and method for predictively selecting a scope of broadcast of an operation 有权
标题翻译：用于预测性地选择操作的广播范围的数据处理系统和方法
公开(公告)号：US08140770B2
公开(公告)日：2012-03-20
申请号：US11054886
申请日：2005-02-10
申请人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke
发明人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke
IPC分类号： G06F12/00
CPC分类号： G06F12/0844 , G06F12/0817 , G06F12/0831
摘要： A cache coherent data processing system includes at least first and second coherency domains coupled for communication. The first and second coherency domains each include a respective one of first and second cache memories. A master in the first coherency domain selects a scope of an initial broadcast of an operation from among a first scope including only the first coherency domain and a second scope including both the first and second coherency domains based, at least in part, upon a type of the operation. The master then performs an initial broadcast of the operation within the cache coherent data processing system utilizing the selected scope.
摘要翻译：高速缓存一致数据处理系统至少包括耦合用于通信的第一和第二相干域。第一和第二相关域各自包括第一和第二高速缓存存储器中的相应一个。第一相关域中的主机至少部分地基于类型，从包括第一相关域的第一范围和包括第一和第二相干域两者的第二范围中选择操作的初始广播的范围的操作。然后，主机使用所选择的范围在高速缓存相干数据处理系统内执行操作的初始广播。

12. 发明授权

US08139592B2 Ticket-based operation tracking 失效
标题翻译：基于门票的操作跟踪
公开(公告)号：US08139592B2
公开(公告)日：2012-03-20
申请号：US12124524
申请日：2008-05-21
申请人： Leo J. Clark , James S. Fields, Jr. , Benjiman L. Goodman , William J. Starke , Jeffrey A. Stuecheli
发明人： Leo J. Clark , James S. Fields, Jr. , Benjiman L. Goodman , William J. Starke , Jeffrey A. Stuecheli
IPC分类号： H04L12/28 , H04L12/56 , G06F13/00 , G06F13/28 , H04H20/71
CPC分类号： G06F12/0831 , G06F12/0897 , G06F12/1458
摘要： A data processing system includes a plurality of processing units coupled by a plurality of communication links for point-to-point communication such that at least some of the communication between multiple different ones of the processing units is transmitted via intermediate processing units among the plurality of processing units. The communication includes operations having a request and a combined response representing a system response to the request. At least each intermediate processing unit includes one or more masters that initiate first operations, a snooper that receives at least second operations initiated by at least one other of the plurality of processing units, a physical queue that stores master tags of first operations initiated by the one or more masters within that processing unit, and a ticketing mechanism that assigns to second operations observed at the intermediate processing unit a ticket number indicating an order of observation with respect to other second operations observed by the intermediate processing unit. The ticketing mechanism provides the ticket number assigned to an operation to the snooper for processing with a combined response of the operation.
摘要翻译：数据处理系统包括由多个通信链路耦合用于点对点通信的多个处理单元，使得多个处理单元中的多个不同处理单元之间的通信中的至少一些通过多个处理单元之间的中间处理单元发送处理单位。该通信包括具有请求的操作和表示对请求的系统响应的组合响应。至少每个中间处理单元包括启动第一操作的一个或多个主机，至少接收由所述多个处理单元中的至少另一个处理单元发起的至少第二操作的侦听器;存储由所述多个处理单元发起的第一操作的主标签的物理队列在该处理单元内的一个或多个主设备，以及票据机构，其分配在中间处理单元处观察到的第二操作，该票单号指示关于由中间处理单元观察到的其他第二操作的观察次序。票务机制将分配给操作员的操作的票号提供给操作的组合响应进行处理。

13. 发明授权

US07944932B2 Interconnect fabric for a data processing system 有权
标题翻译：用于数据处理系统的互连结构
公开(公告)号：US07944932B2
公开(公告)日：2011-05-17
申请号：US12060751
申请日：2008-04-01
申请人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke
发明人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke
IPC分类号： H04L12/28 , G06F15/173 , G06F15/76 , G06F15/00
CPC分类号： G06F15/16
摘要： A data processing system includes a plurality of processing units each having a respective point-to-point communication link with each of multiple others of the plurality of processing units but fewer than all of the plurality of processing units. Each of the plurality of processing units includes interconnect logic, coupled to each point-to-point communication link of that processing unit, that broadcasts operations received from one of the multiple others of the plurality of processing units to one or more of the plurality of processing units.
摘要翻译：数据处理系统包括多个处理单元，每个处理单元各自具有与多个处理单元中的多个其他处理单元中的每一个相对的点对点通信链路，但是比所有多个处理单元少。多个处理单元中的每一个包括互连逻辑，耦合到该处理单元的每个点对点通信链路，其将从多个处理单元中的多个其中一个处理单元接收的操作广播到多个处理单元中的一个或多个处理单位。

14. 发明授权

US07577797B2 Data processing system, cache system and method for precisely forming an invalid coherency state based upon a combined response 失效
标题翻译：数据处理系统，缓存系统和基于组合响应精确形成无效一致性状态的方法
公开(公告)号：US07577797B2
公开(公告)日：2009-08-18
申请号：US11388016
申请日：2006-03-23
申请人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
发明人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
IPC分类号： G06F13/00 , G06F13/28
CPC分类号： G06F12/0831
摘要： A cache coherent data processing system includes at least first and second coherency domains. The first coherency domain includes a system memory controller for a system memory and a first processing unit having a first cache memory. The second coherency domain includes a second processing unit having a second cache memory. In the first cache memory, a coherency state field associated with a storage location and an address tag is set to a first coherency state. In response to snooping an exclusive access request specifying a target address matching the address tag, the first cache memory provides a first partial response to the exclusive access request based at least in part upon the first coherency state. In response to snooping the exclusive access request, the memory controller determines whether it is responsible for the target address and provides a second partial response to the exclusive access request based at least in part upon an outcome of the determination. At least the first and second partial responses are accumulated to obtain a combined response for the exclusive access request. The combined response includes an indication of whether or not a highest point of coherency and a memory controller of a home system memory for the target address reside within a same coherency domain. The first cache memory updates the coherency state field from the first coherency state to a second coherency state in response to the indication in the combined response.
摘要翻译：缓存相干数据处理系统至少包括第一和第二相干域。第一相干域包括用于系统存储器的系统存储器控制器和具有第一高速缓冲存储器的第一处理单元。第二相关域包括具有第二高速缓冲存储器的第二处理单元。在第一缓存存储器中，将与存储位置和地址标签相关联的一致性状态字段设置为第一相关性状态。响应于窥探专用访问请求，指定与地址标签匹配的目标地址，第一高速缓存存储器至少部分地基于第一相关性状态向独占访问请求提供第一部分响应。响应于窥探专用访问请求，存储器控制器至少部分地基于确定的结果来确定它是否对目标地址负责并且向独占访问请求提供第二部分响应。至少第一和第二部分响应被累积以获得专用访问请求的组合响应。组合响应包括关于目标地址的家庭系统存储器的最高点的一致性和存储器控制器是否位于相同的一致性域内的指示。响应于组合响应中的指示，第一缓存存储器将相关性状态字段从第一相关性状态更新为第二相关性状态。

15. 发明授权

US07467262B2 Data processing system, cache system and method for scrubbing a domain indication in response to execution of program code 有权
标题翻译：数据处理系统，缓存系统和用于响应于程序代码的执行来擦除域指示的方法
公开(公告)号：US07467262B2
公开(公告)日：2008-12-16
申请号：US11136642
申请日：2005-05-24
申请人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
发明人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/0831 , G06F12/0813
摘要： In response to execution of program code, a control register within scrubbing logic in a local coherency domain is initialized with at least a target address of a target memory block. In response to the initialization, the scrubbing logic issues to at least one cache hierarchy in a remote coherency domain a domain indication scrubbing request targeting a target memory block that may be cached by the at least one cache hierarchy. In response to receipt of a coherency response indicating that the target memory block is not cached in the remote coherency domain, a domain indication in the local coherency domain is updated to indicate that the target memory block is cached, if at all, only within the local coherency domain.
摘要翻译：响应于程序代码的执行，用至少目标存储器块的目标地址初始化局部一致性域内的擦除逻辑中的控制寄存器。响应于初始化，擦除逻辑向远程一致性域中的至少一个高速缓存层级发出针对可由所述至少一个高速缓存层级缓存的目标存储器块的域指示擦除请求。响应于接收到指示目标存储器块未被缓存在远程一致性域中的一致性响应，本地一致性域中的域指示被更新以指示目标存储器块被缓存，如果完全只在局部一致性域。

16. 发明授权

US08205024B2 Protecting ownership transfer with non-uniform protection windows 有权
标题翻译：用不均匀的保护窗保护所有权转让
公开(公告)号：US08205024B2
公开(公告)日：2012-06-19
申请号：US11560619
申请日：2006-11-16
申请人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
发明人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
IPC分类号： G06F3/00 , G06F13/00
CPC分类号： G06F15/173
摘要： In a data processing system, a plurality of agents communicate operations therebetween. Each operation includes a request and a combined response representing a system-wide response to the request. Latencies of requests and combined responses between the plurality of agents are observed. Each of the plurality of agents is configured with a respective duration of a protection window extension by reference to the observed latencies. Each protection window extension is a period following receipt of a combined response during winch an associated one of the plurality of agents protects transfer of coherency ownership of a data granule between agents. The plurality of agents employing protection window extensions in accordance with the configuration, and at least two of the agents have protection window extensions of differing durations.
摘要翻译：在数据处理系统中，多个代理之间进行通信。每个操作包括一个请求和组合的响应，代表对该请求的全系统响应。观察到请求的延迟和多个代理之间的组合响应。通过参考所观察到的延迟，多个代理中的每个被配置有保护窗口扩展的相应持续时间。每个保护窗口扩展是在绞盘期间接收到组合响应之后的周期，多个代理之一相关联的一个代理保护代理之间的数据粒子的一致性所有权的传送。多个代理根据配置使用保护窗口扩展，并且至少两个代理具有不同持续时间的保护窗口扩展。

17. 发明授权

US07478201B2 Data processing system, cache system and method for passively scrubbing a domain indication 失效
标题翻译：数据处理系统，缓存系统和被动清理域指示的方法
公开(公告)号：US07478201B2
公开(公告)日：2009-01-13
申请号：US11136652
申请日：2005-05-24
申请人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
发明人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/0831
摘要： Scrubbing logic in a local coherency domain issues a domain query request to at least one cache hierarchy in a remote coherency domain. The domain query request is a non-destructive probe of a coherency state associated with a target memory block by the at least one cache hierarchy. A coherency response to the domain query request is received. In response to the coherency response indicating that the target memory block is not cached in the remote coherency domain, a domain indication in the local coherency domain is updated to indicate that the target memory block is cached, if at all, only within the local coherency domain.
摘要翻译：本地一致性域中的擦除逻辑向远程一致性域中的至少一个缓存层次结构发出域查询请求。域查询请求是由至少一个高速缓存层次结构与目标存储器块相关联的一致性状态的非破坏性探测。接收到域查询请求的一致性响应。响应于指示目标存储器块未被缓存在远程一致性域中的相关性响应，本地一致性域中的域指示被更新以指示目标存储器块被缓存，如果完全只在本地一致性内域。

18. 发明申请

US20080222648A1 DATA PROCESSING SYSTEM AND METHOD OF DATA PROCESSING SUPPORTING TICKET-BASED OPERATION TRACKING 失效
标题翻译：数据处理系统和数据处理方法支持基于票单的操作跟踪
公开(公告)号：US20080222648A1
公开(公告)日：2008-09-11
申请号：US12124524
申请日：2008-05-21
申请人： LEO J. CLARK , James S. Fields , Benjiman L. Goodman , William J. Starke , Jeffrey A. Stuecheli
发明人： LEO J. CLARK , James S. Fields , Benjiman L. Goodman , William J. Starke , Jeffrey A. Stuecheli
IPC分类号： G06F9/46
CPC分类号： G06F12/0831 , G06F12/0897 , G06F12/1458
摘要： A data processing system includes a plurality of processing units coupled by a plurality of communication links for point-to-point communication such that at least some of the communication between multiple different ones of the processing units is transmitted via intermediate processing units among the plurality of processing units. The communication includes operations having a request and a combined response representing a system response to the request. At least each intermediate processing unit includes one or more masters that initiate first operations, a snooper that receives at least second operations initiated by at least one other of the plurality of processing units, a physical queue that stores master tags of first operations initiated by the one or more masters within that processing unit, and a ticketing mechanism that assigns to second operations observed at the intermediate processing unit a ticket number indicating an order of observation with respect to other second operations observed by the intermediate processing unit. The ticketing mechanism provides the ticket number assigned to an operation to the snooper for processing with a combined response of the operation.
摘要翻译：数据处理系统包括由多个通信链路耦合用于点对点通信的多个处理单元，使得多个处理单元中的多个不同处理单元之间的通信中的至少一些通过多个处理单元之间的中间处理单元发送处理单位。该通信包括具有请求的操作和表示对请求的系统响应的组合响应。至少每个中间处理单元包括启动第一操作的一个或多个主机，至少接收由所述多个处理单元中的至少另一个处理单元发起的至少第二操作的侦听器;存储由所述多个处理单元发起的第一操作的主标签的物理队列在该处理单元内的一个或多个主设备，以及票据机构，其分配在中间处理单元处观察到的第二操作，该票单号指示关于由中间处理单元观察到的其他第二操作的观察次序。票务机制将分配给操作员的操作的票号提供给操作的组合响应进行处理。

19. 发明授权

US07475195B2 Data processing system, cache system and method for actively scrubbing a domain indication 失效
标题翻译：数据处理系统，缓存系统和方法，用于主动清理域指示
公开(公告)号：US07475195B2
公开(公告)日：2009-01-06
申请号：US11136651
申请日：2005-05-24
申请人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
发明人： Leo J. Clark , James S. Fields, Jr. , Guy L. Guthrie , William J. Starke , Derek E. Williams
IPC分类号： G06F12/00
CPC分类号： G06F12/0817 , G06F12/0822
摘要： Scrubbing logic in a local coherency domain issues to at least one cache hierarchy in a remote coherency domain a domain reset request that forces invalidation of any cached copy of a target memory block then held in said remote coherency domain. A coherency response to said domain reset request is received. In response to said coherency response indicating that said target memory block is not cached in said remote coherency domain, a domain indication of said local coherency domain is updated to indicate that said target memory block is cached, if at all, only within said local coherency domain.
摘要翻译：本地一致性域中的擦除逻辑向远程一致性域中的至少一个高速缓存层次结构发出一个域重置请求，该请求强制所保存在所述远程一致性域中的目标存储器块的任何高速缓存副本的无效。接收到对所述域重置请求的一致性响应。响应于所述相关性响应指示所述目标存储器块未被高速缓存在所述远程一致性域中，所述本地一致性域的域指示被更新以指示所述目标存储器块被缓存，如果完全只在所述局部一致性内域。

20. 发明申请

US20080181244A1 DATA PROCESSING SYSTEM, METHOD AND INTERCONNECT FABRIC FOR IMPROVED COMMUNICATION IN A DATA PROCESSING SYSTEM 有权
标题翻译：数据处理系统，用于数据处理系统中改进通信的方法和互连织物
公开(公告)号：US20080181244A1
公开(公告)日：2008-07-31
申请号：US12060751
申请日：2008-04-01
申请人： LEO J. CLARK , James S. Fields , Guy L. Guthrie , William J. Starke
发明人： LEO J. CLARK , James S. Fields , Guy L. Guthrie , William J. Starke
IPC分类号： H04L12/56
CPC分类号： G06F15/16
摘要： A data processing system includes a plurality of processing units each having a respective point-to-point communication link with each of multiple others of the plurality of processing units but fewer than all of the plurality of processing units. Each of the plurality of processing units includes interconnect logic, coupled to each point-to-point communication link of that processing unit, that broadcasts operations received from one of the multiple others of the plurality of processing units to one or more of the plurality of processing units.
摘要翻译：数据处理系统包括多个处理单元，每个处理单元各自具有与多个处理单元中的多个其他处理单元中的每一个相对的点对点通信链路，但是比所有多个处理单元少。多个处理单元中的每一个包括互连逻辑，耦合到该处理单元的每个点对点通信链路，其将从多个处理单元中的多个其中一个处理单元接收的操作广播到多个处理单元中的一个或多个处理单位。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式