会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明申请
    • HIGH PRECISION CONTINUOUS TIME gmC BPF TUNING
    • 高精度连续时间gmC BPF调谐
    • US20080101525A1
    • 2008-05-01
    • US11968465
    • 2008-01-02
    • Stephen Wu
    • Stephen Wu
    • H03D3/24
    • H03L7/0805H03J3/08H03L7/099
    • High precision continuous time gmC BPF (Band Pass Filter) tuning. A novel approach is presented by which a continuous time signal serves as a BPF control voltage for tuning of a BPF within a communication device (e.g., transceiver or receiver). A PLL (Phase Locked Loop) tunes the center frequency of the BPF using this continuous time signal, and the PLL oscillates at the center frequency of the BPF. The BPF is implemented as a gmC (transconductance-capacitance) filter, and the PLL is implemented using a number of gm (transconductance) cells as well. The PLL's gm cells and the BPF's gm cells are substantially identical in form. All of these gm cells are operated within their respective linear regions. This similarity of gm cells within the PLL and the BPF provide for substantial immunity to environmental perturbations including temperature and humidity changes as well as fluctuations of power supply voltages.
    • 高精度连续时间g BPM(带通滤波器)调谐。 提出了一种新颖的方法,其中连续时间信号用作用于调整通信设备(例如,收发器或接收机)内的BPF的BPF控制电压。 PLL(锁相环)使用该连续时间信号调节BPF的中心频率,PLL以BPF的中心频率振荡。 BPF被实现为g C(跨导 - 电容)滤波器,并且PLL也使用多个gm(跨导)单元实现。 PLL的g 细胞和BPF的g 细胞的形式基本相同。 所有这些电池在它们各自的线性区域内操作。 PLL和BPF内的gm2细胞的这种相似性提供了对包括温度和湿度变化以及电源电压波动在内的环境扰动的显着抗扰性。
    • 13. 发明授权
    • Low-noise frequency divider
    • 低噪声分频器
    • US07102399B2
    • 2006-09-05
    • US10815162
    • 2004-03-31
    • Stephen Wu
    • Stephen Wu
    • H03L7/00
    • H03L7/193H03K23/667H03L7/0891
    • A multi-modulus divider for producing a low-noise divided output, wherein one embodiment comprises a low-noise frequency divider comprising a pulse-swallow configured divider module and first, second, and third latching blocks. The pulse-swallow configured divider module produces a pre-scaled divider output and a divided oscillation. The divided oscillation is sequentially latched by the latching blocks, wherein the divided oscillation and pre-scaled divider output, coupled as clocks to the latching blocks, resynchronize the divided oscillation to substantially eliminate noise. The first and second latching blocks are biased by a first bias signal and the third latching block is biased by a second bias signal wherein the second bias signal is larger than the first bias signal. Each latching block includes an output load device wherein the impedance of the third latching block is smaller than the impedance of the other output load devices.
    • 一种用于产生低噪声分频输出的多模式分频器,其中一个实施例包括低噪声分频器,其包括脉冲吞咽配置分频器模块和第一,第二和第三锁存块。 脉冲吞咽配置的分频器模块产生预分频分频器输出和分频振荡。 分频振荡由锁存块顺序锁存,其中分配振荡和预分频分频器输出作为时钟耦合到锁存块,重新同步分频振荡以基本上消除噪声。 第一和第二锁存块被第一偏置信号偏置,并且第三锁存块被第二偏置信号偏置,其中第二偏置信号大于第一偏置信号。 每个锁存块包括输出负载装置,其中第三锁存块的阻抗小于其它输出负载装置的阻抗。
    • 16. 发明申请
    • Adaptive radio transceiver with calibration
    • 具有校准功能的自适应无线电收发器
    • US20050181754A1
    • 2005-08-18
    • US11107080
    • 2005-04-15
    • Stephen WuHung-Ming Chien (Ed Chien)Brima IbrahimAhmadreza RofougaranMeng-An Pan
    • Stephen WuHung-Ming Chien (Ed Chien)Brima IbrahimAhmadreza RofougaranMeng-An Pan
    • H03H11/12H03H21/00A61M37/00H04B1/06
    • H03H11/1291H03H21/0001H03H21/0012H03H2011/0494H03J2200/10
    • An exemplary embodiment of the present invention described and shown in the specification and drawings is a transceiver with a receiver, a transmitter, a local oscillator (LO) generator, a controller, and a self-testing unit. All of these components can be packaged for integration into a single IC including components such as filters and inductors. The controller for adaptive programming and calibration of the receiver, transmitter and LO generator. The self-testing unit generates is used to determine the gain, frequency characteristics, selectivity, noise floor, and distortion behavior of the receiver, transmitter and LO generator. It is emphasized that this abstract is provided to comply with the rules requiring an abstract which will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or the meaning of the claims.
    • 在说明书和附图中描述和示出的本发明的示例性实施例是具有接收器,发射器,本地振荡器(LO)发生器,控制器和自检单元的收发器。 所有这些组件都可以封装以集成到单个IC中,其中包括过滤器和电感器等组件。 用于接收机,发射机和LO发生器的自适应编程和校准的控制器。 自检单元产生用于确定接收机,发射机和LO发生器的增益,频率特性,选择性,本底噪声和失真特性。 要强调的是,该摘要被提供以符合要求摘要的规则,这将允许搜索者或其他读者快速确定技术公开的主题。 提交它的理解是,它不会用于解释或限制权利要求的范围或含义。
    • 17. 发明申请
    • On-chip loop filter for a PLL
    • PLL的片上环路滤波器
    • US20050124309A1
    • 2005-06-09
    • US10727371
    • 2003-12-04
    • Seema AnandStephen Wu
    • Seema AnandStephen Wu
    • H03L7/089H03L7/093H04B1/06H04B1/18H04B1/40
    • H03L7/093H03L7/0891
    • An on-chip loop filter includes a 1st resistor, a 1st capacitor, a 2nd capacitor, a 3rd capacitor, a 2nd resistor, and a 4th capacitor. The 1st resistor is operably coupled to receive a charge pump output. The 1st capacitor is coupled in series with the 1st resistor where the second node of the 1st capacitor is coupled to a return. The 2nd capacitor is coupled in parallel with the series combination of the 1st resistor and 1st capacitor. The 3rd capacitor is coupled in parallel with the 2nd capacitor. The 2nd resistor is coupled to a node of the 3rd capacitor and to a node of the 4th capacitor. The other node of the 4th capacitor is coupled to ground. To enable these components to be placed on-chip, the 1st capacitor is of a 1st capacitor construct having a 1st quality factor, the 2nd capacitor is of a 2nd capacitor construct having a 2nd quality factor, where the 2nd quality factor is greater than the 1st quality factor, and the 3rd and 4th capacitors are of a 3rd capacitor construct having a 3rd quality factor, which is greater than the 2nd quality factor.
    • 片上环路滤波器包括1 电阻器,1 电容器,2 电容器, / SUP>电容器,2 电阻器和4 电容器。 1 电阻器可操作地耦合以接收电荷泵输出。 1 SUP电容器与1 SUP电阻器串联耦合,其中第1个电容器的第二个节点耦合到一个返回端。 第二和第二电容器与第一和第二电阻器和1 SUP电容器的串联组合并联耦合。 第3个电容器与第2个电容器并联耦合。 2Ω电阻器耦合到第3级电容器的节点和4Ω电容器的节点。 第4个电容器的另一个节点耦合到地。 为了使这些部件能够被片上放置,1 电容器是具有1< SUP>品质因子的1 电容器结构, 2 nd电容器是具有第2个质量因子的第2个电容器构造,其中第2个< 品质因子大于1< ST>品质因子,并且第3 和4 电容器为3 SUP>电容器结构,其具有大于第2个质量因子的品质因子。