专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US07679535B2 High-rate RLL encoding 有权
标题翻译：高速RLL编码
公开(公告)号：US07679535B2
公开(公告)日：2010-03-16
申请号：US12185095
申请日：2008-08-03
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
IPC分类号： H03M5/00
CPC分类号： H03M5/145 , G11B20/1426 , G11B2020/1446 , G11B2020/1473 , G11B2220/90 , G11B2220/956
摘要： An unencoded m-bit data input sequence is divided into a block of n bits and a block of m−n bits. The block of n bits is divided into a first set of n+1 encoded bits, wherein at least one of P1 subblocks of the first set satisfies a G, M and I constraints. The first set of n+1 encoded bits is mapped into a second set of n+1 encoded bits wherein at least one of P2 subblocks of the second set gives rise to at least Q1 transitions after 1/(1+D2) precoding. A second set of n+1 encoded bits is divided into P3 encoded subblocks and the P3 encoded subblocks are interleaved among (m−n)/s unencoded symbols so as to form a (m+1)-bit output sequence codeword which is then stored on a data storage medium.
摘要翻译：未编码的m位数据输入序列被分成n位块和m-n位块。 n位的块被划分为第一组n + 1个编码比特，其中第一组的P1个子块中的至少一个满足G，M和I约束。第一组n + 1个编码比特被映射到n + 1编码比特的第二组，其中第二组的P2子块中的至少一个在1 /（1 + D2）预编码之后产生至少Q1个转换。将第n + 1编码比特的第二组划分为P3编码子块，并且在（m-n）/ s个未编码符号之间交织P3编码子块，以形成第（m + 1）比特的输出序列码字存储在数据存储介质上。

12. 发明授权

US07486208B2 High-rate RLL encoding 失效
标题翻译：高速RLL编码
公开(公告)号：US07486208B2
公开(公告)日：2009-02-03
申请号：US11749711
申请日：2007-05-16
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
IPC分类号： H03M5/00
CPC分类号： H03M5/145 , G11B20/1426 , G11B2020/1446 , G11B2020/1473 , G11B2220/90 , G11B2220/956
摘要： An unencoded m-bit data input sequence is divided into a block of n bits and a block of m−n bits. The block of n bits is divided into a first set of n+1 encoded bits, wherein at least one of P1 subblocks of the first set satisfies a G, M and I constraints. The first set of n+1 encoded bits is mapped into a second set of n+1 encoded bits wherein at least one of P2 subblocks of the second set gives rise to at least Q1 transitions after 1/(1+D2) precoding. A second set of n+1 encoded bits is divided into P3 encoded subblocks and the P3 encoded subblocks are interleaved among (m−n)/s unencoded symbols so as to form a (m+1)-bit output sequence codeword which is then stored on a data storage medium.
摘要翻译：未编码的m位数据输入序列被分成n位块和m-n位块。 n位的块被划分为第一组n + 1个编码比特，其中第一组的P1个子块中的至少一个满足G，M和I约束。第一组n + 1个编码比特被映射到n + 1编码比特的第二组，其中第二组的P2子块中的至少一个在1 /（1 + D2）预编码之后产生至少Q1个转换。第二组n + 1编码比特被分成P3编码子块，并且P3编码子块在（mn）/ s个未编码符号之间进行交织，以形成第（m + 1）比特的输出序列码字，然后存储在数据存储介质。

13. 发明申请

US20080256423A1 Apparatus for Providing Error Correction Capability to Longitudinal Position Data 有权
标题翻译：提供纵向位置数据的纠错能力的装置
公开(公告)号：US20080256423A1
公开(公告)日：2008-10-16
申请号：US12141962
申请日：2008-06-19
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Glen A. Jaquette , Paul J. Seger
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Glen A. Jaquette , Paul J. Seger
IPC分类号： H03M13/13 , G06F11/10
CPC分类号： G11B20/1201 , G11B20/18 , G11B20/1866 , G11B20/20 , G11B2020/1282 , G11B2020/1284 , G11B2220/90
摘要： A method and apparatus for providing error correction capability to longitudinal position data are disclosed. Initially, data are encoded via a set of even LPOS words and a set of odd LPOS words. The encoded data are then decoded by generating a set of syndrome bits for each of the LPOS words. A determination is then made as to whether or not there is an error within one of the LPOS words based on its corresponding syndrome bits.
摘要翻译：公开了一种向纵向位置数据提供纠错能力的方法和装置。最初，通过一组偶数LPOS字和一组奇数LPOS字对数据进行编码。然后通过为每个LPOS字生成一组校正子位来解码编码数据。然后，基于其对应的校正子位确定是否存在LPOS字之一内的错误。

14. 发明授权

US07030789B1 Techniques for applying modulation constraints to data using periodically changing symbol mappings 有权
标题翻译：使用周期性变化的符号映射对数据应用调制约束的技术
公开(公告)号：US07030789B1
公开(公告)日：2006-04-18
申请号：US11002970
申请日：2004-12-01
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Richard Leo Galbraith , Thomas Mittelholzer , Travis Oenning
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Richard Leo Galbraith , Thomas Mittelholzer , Travis Oenning
IPC分类号： H03M7/02
CPC分类号： H03M7/04 , G06F11/08 , G11B20/1426 , G11B2020/1473 , H03M5/145 , H03M7/06 , H03M13/31
摘要： Techniques are provided for applying modulation constraints to data by using periodically changing symbol mappings to replace certain prohibited error prone data patterns. Initially, user data in a first base is mapped to integers of a second base using a base conversion technique. The integers in the second base correspond to symbols. Subsequently, periodically changing symbol mappings are performed during which prohibited symbols generated during base conversion are mapped to permitted symbols. The periodically changing symbol mappings occur in multiple phases, and the prohibited symbols are different in each phase. The resulting data is processed by a precoder in some embodiments.
摘要翻译：提供了通过使用周期性变化的符号映射来替代某些禁止的易错数据模式来向数据应用调制约束的技术。最初，使用基本转换技术将第一基站中的用户数据映射到第二基站的整数。第二个碱基中的整数对应于符号。随后，执行周期性地改变的符号映射，其中在基本转换期间产生的禁止符号被映射到允许的符号。周期性变化的符号映射发生在多个阶段，禁止符号在每个阶段都不同。在一些实施例中，所生成的数据由预编码器处理。

15. 发明授权

US09176817B2 Data management in solid state storage devices 有权
标题翻译：固态存储设备中的数据管理
公开(公告)号：US09176817B2
公开(公告)日：2015-11-03
申请号：US13617571
申请日：2012-09-14
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
IPC分类号： G11C29/00 , G06F11/10 , H03M13/05
CPC分类号： G06F11/108 , G06F11/1008 , G06F11/1068 , H03M13/05
摘要： A mechanism is provided for controlling a solid state storage device in which the solid state storage comprises erasable blocks each comprising a plurality of data write locations. Input data is stored in successive groups of data write locations, each group comprising write locations in a set of erasable blocks in each of a plurality of logical subdivisions of the solid state storage. The input data is error correction encoded such that each group contains an error correction code for the input data in that group. Metadata, indicating the location of input data in the solid state storage, is maintained in memory. An indication of validity of data stored in each data write location is also maintained. Prior to erasing a block, valid input data is recovered from the group containing write locations in that block. The recovered data is then re-stored as new input data.
摘要翻译：提供一种用于控制固态存储装置的机构，其中固态存储器包括每个包括多个数据写入位置的可擦除块。输入数据被存储在连续的数据写入位置组中，每个组包括在固态存储器的多个逻辑分区中的每一个中的一组可擦除块中的写入位置。输入数据被纠错编码，使得每个组包含用于该组中的输入数据的纠错码。指示固态存储器中的输入数据的位置的元数据被保存在存储器中。还保持了存储在每个数据写入位置中的数据的有效性的指示。在擦除块之前，从包含该块中的写入位置的组中恢复有效的输入数据。然后将恢复的数据重新存储为新的输入数据。

16. 发明申请

US20120266050A1 Data Management in Solid State Storage Devices 有权
标题翻译：固态存储设备中的数据管理
公开(公告)号：US20120266050A1
公开(公告)日：2012-10-18
申请号：US13516053
申请日：2010-12-16
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , llias Iliadis
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , llias Iliadis
IPC分类号： H03M13/05 , G06F11/10
CPC分类号： G06F11/108 , G06F11/1008 , G06F11/1068 , H03M13/05
摘要： A mechanism is provided for controlling a solid state storage device in which the solid state storage comprises erasable blocks each comprising a plurality of data write locations. Input data is stored in successive groups of data write locations, each group comprising write locations in a set of erasable blocks in each of a plurality of logical subdivisions of the solid state storage. The input data is error correction encoded such that each group contains an error correction code for the input data in that group. Metadata, indicating the location of input data in the solid state storage, is maintained in memory, An indication of validity of data stored in each data write location is also maintained, Prior to erasing a block, valid input data is recovered from the or each said group containing write locations in that block. The recovered data is then re-stored as new input data.
摘要翻译：提供了一种用于控制固态存储装置的机构，其中固态存储器包括每个包括多个数据写入位置的可擦除块。输入数据被存储在连续的数据写入位置组中，每个组包括在固态存储器的多个逻辑分区中的每一个中的一组可擦除块中的写入位置。输入数据被纠错编码，使得每个组包含用于该组中的输入数据的纠错码。指示固态存储器中的输入数据的位置的元数据被保持在存储器中，还保持存储在每个数据写入位置中的数据的有效性的指示。在擦除块之前，有效的输入数据从该或每个该组在该块中包含写入位置。然后将恢复的数据重新存储为新的输入数据。

17. 发明申请

US20090027242A1 HIGH-RATE RLL ENCODING 有权
标题翻译：高速RLL编码
公开(公告)号：US20090027242A1
公开(公告)日：2009-01-29
申请号：US12185095
申请日：2008-08-03
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
IPC分类号： H03M7/00
CPC分类号： H03M5/145 , G11B20/1426 , G11B2020/1446 , G11B2020/1473 , G11B2220/90 , G11B2220/956
摘要： An unencoded m-bit data input sequence is divided into a block of n bits and a block of m-n bits. The block of n bits is divided into a first set of n+1 encoded bits, wherein at least one of P1 subblocks of the first set satisfies a G, M and I constraints. The first set of n+1 encoded bits is mapped into a second set of n+1 encoded bits wherein at least one of P2 subblocks of the second set gives rise to at least Q1 transitions after 1/(1+D2) precoding. A second set of n+1 encoded bits is divided into P3 encoded subblocks and the P3 encoded subblocks are interleaved among (m−n)/s unencoded symbols so as to form a (m+1)-bit output sequence codeword which is then stored on a data storage medium.
摘要翻译：未编码的m位数据输入序列被分成n位块和m-n位块。 n位的块被划分为第一组n + 1个编码比特，其中第一组的P1个子块中的至少一个满足G，M和I约束。第一组n + 1个编码比特被映射到n + 1编码比特的第二组，其中第二组的P2子块中的至少一个在1 /（1 + D2）预编码之后产生至少Q1个转换。第二组n + 1编码比特被分成P3编码子块，并且P3编码子块在（mn）/ s个未编码符号之间进行交织，以形成第（m + 1）比特的输出序列码字，然后存储在数据存储介质。

18. 发明授权

US5331320A Coding method and apparatus using quaternary codes 失效
标题翻译：使用四进制码的编码方法和装置
公开(公告)号：US5331320A
公开(公告)日：1994-07-19
申请号：US976824
申请日：1992-11-16
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou
IPC分类号： G11B20/14 , H03M5/20 , H04L25/49 , H03M7/06
CPC分类号： G11B20/1496 , H03M5/20 , H04L25/4917
摘要： In digital data transmission and storage, binary data strings are encoded into symbols from a quaternary alphabet by a specific inventive use of finite-state machines. The novel, high-rate quaternary codes offer spectral shaping properties together with a significant increase in noise margin when used on channels which lend themselves to partial-response shaping. In principle, the encoding occurs in three steps: a u-state transition diagram generates quaternary symbols whose running digital sum assumes values from a given set; the u-state transition diagram is converted into a v-state machine, each of the v states being associated with a number of transitions sufficient to encode the input data bytes into output code words; finally, the v-state machine is switched into a next state depending on its current state and the last encoded input data byte.
摘要翻译：在数字数据传输和存储中，二进制数据串通过有限状态机的具体创造性使用从四进制字母表编码为符号。新颖的高速四进制代码提供频谱整形特性，同时在用于部分响应成形的通道上使用时，噪声容限显着增加。原则上，编码发生在三个步骤中：u状态转换图生成运行数字和假定来自给定集合的值的四进制符号; u状态转换图被转换为v状态机，v状态中的每一个与足以将输入数据字节编码为输出代码字的多个转换相关联; 最后，v状态机根据其当前状态和最后编码的输入数据字节切换到下一状态。

19. 发明授权

US09037951B2 Data management in solid state storage systems 有权
标题翻译：固态存储系统中的数据管理
公开(公告)号：US09037951B2
公开(公告)日：2015-05-19
申请号：US13516627
申请日：2010-12-16
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadas , Thomas Mittelholzer
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadas , Thomas Mittelholzer
IPC分类号： G06F11/10 , G11C29/00
CPC分类号： G06F11/1008 , G06F11/1012 , G06F11/1068 , G06F11/108
摘要： Methods and apparatus are provided for controlling data management operations including storage of data in solid state storage of a solid state storage system. Input data is stored in successive groups of data write locations in the solid state storage. Each group comprises a set of write locations in each of a plurality of logical subdivisions of the solid state storage. The input data to be stored in each group is encoded in accordance with first and second linear error correction codes. The encoding is performed by constructing from the input data to be stored in each group a logical array of rows and columns of data symbols. The rows and columns are respectively encoded in accordance with the first and second linear error correction codes to produce an encoded array in which all rows correspond to respective first codewords and columns correspond to respective second codewords.
摘要翻译：提供了用于控制数据管理操作的方法和装置，包括固态存储系统的固态存储中的数据的存储。输入数据存储在固态存储器中的连续的数据写入位置组中。每个组包括在固态存储器的多个逻辑子部分的每一个中的一组写入位置。要存储在每个组中的输入数据根据第一和第二线性纠错码进行编码。通过从输入数据中构成数据符号的行和列的逻辑阵列，来构成编码。行和列分别根据第一和第二线性纠错码编码以产生编码阵列，其中所有行对应于相应的第一码字和列对应于相应的第二码字。

20. 发明申请

US20130013980A1 Data Management in Solid State Storage Devices 审中-公开
标题翻译：固态存储设备中的数据管理
公开(公告)号：US20130013980A1
公开(公告)日：2013-01-10
申请号：US13617571
申请日：2012-09-14
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
IPC分类号： H03M13/05
CPC分类号： G06F11/108 , G06F11/1008 , G06F11/1068 , H03M13/05
摘要： A mechanism is provided for controlling a solid state storage device in which the solid state storage comprises erasable blocks each comprising a plurality of data write locations. Input data is stored in successive groups of data write locations, each group comprising write locations in a set of erasable blocks in each of a plurality of logical subdivisions of the solid state storage. The input data is error correction encoded such that each group contains an error correction code for the input data in that group. Metadata, indicating the location of input data in the solid state storage, is maintained in memory. An indication of validity of data stored in each data write location is also maintained. Prior to erasing a block, valid input data is recovered from the or each said group containing write locations in that block. The recovered data is then re-stored as new input data.
摘要翻译：提供一种用于控制固态存储装置的机构，其中固态存储器包括每个包括多个数据写入位置的可擦除块。输入数据被存储在连续的数据写入位置组中，每个组包括在固态存储器的多个逻辑分区中的每一个中的一组可擦除块中的写入位置。输入数据被纠错编码，使得每个组包含用于该组中的输入数据的纠错码。指示固态存储器中的输入数据的位置的元数据被保存在存储器中。还保持了存储在每个数据写入位置中的数据的有效性的指示。在擦除块之前，从该块中包含写入位置的该组或每个所述组恢复有效的输入数据。然后将恢复的数据重新存储为新的输入数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式