专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US07586936B2 Host Ethernet adapter for networking offload in server environment 失效
标题翻译：主机以太网适配器，用于在服务器环境中进行网络卸载
公开(公告)号：US07586936B2
公开(公告)日：2009-09-08
申请号：US11097608
申请日：2005-04-01
申请人： Ravi Kumar Arimilli , Claude Basso , Jean Louis Calvignac , Chih-Jen Chang , Philippe Damon , Ronald Edward Fuhs , Satya Prakash Sharma , Natarajan Vaidhyanathan , Fabrice Jean Verplanken , Colin Beaton Verrilli , Scott Michael Willenborg
发明人： Ravi Kumar Arimilli , Claude Basso , Jean Louis Calvignac , Chih-Jen Chang , Philippe Damon , Ronald Edward Fuhs , Satya Prakash Sharma , Natarajan Vaidhyanathan , Fabrice Jean Verplanken , Colin Beaton Verrilli , Scott Michael Willenborg
IPC分类号： H04L12/66
CPC分类号： H04L12/413 , H04L12/40032 , H04L69/12 , H04L69/16 , H04L69/161 , H04L69/324
摘要： An Ethernet adapter is disclosed. The Ethernet adapter comprises a plurality of layers for allowing the adapter to receive and transmit packets from and to a processor. The plurality of layers include a demultiplexing mechanism to allow for partitioning of the processor. A Host Ethernet Adapter (HEA) is an integrated Ethernet adapter providing a new approach to Ethernet and TCP acceleration. A set of TCP/IP acceleration features have been introduced in a toolkit approach: Servers TCP/IP stacks use these accelerators when and as required. The interface between the server and the network interface controller has been streamlined by bypassing the PCI bus. The HEA supports network virtualization. The HEA can be shared by multiple OSs providing the essential isolation and protection without affecting its performance.
摘要翻译：公开了一种以太网适配器。以太网适配器包括多个层，用于允许适配器从处理器接收和发送分组。多个层包括多路分解机制以允许处理器的划分。主机以太网适配器（HEA）是集成的以太网适配器，为以太网和TCP加速提供了新的方法。一组TCP / IP加速功能已经在工具包方法中引入：服务器TCP / IP堆栈在需要时使用这些加速器。服务器和网络接口控制器之间的接口通过绕过PCI总线进行了简化。 HEA支持网络虚拟化。 HEA可以由多个操作系统共享，提供基本的隔离和保护，而不会影响其性能。

12. 发明授权

US07454570B2 Efficient memory update process for on-the-fly instruction translation for well behaved applications executing on a weakly-ordered processor 失效
标题翻译：高效的内存更新过程，用于在弱有序处理器上执行的运行良好的应用程序的即时指令转换
公开(公告)号：US07454570B2
公开(公告)日：2008-11-18
申请号：US11006371
申请日：2004-12-07
申请人： Andrew Dunshea , Satya Prakash Sharma , Mysore Sathyanarayana Srinivas
发明人： Andrew Dunshea , Satya Prakash Sharma , Mysore Sathyanarayana Srinivas
IPC分类号： G06F12/00
CPC分类号： G06F12/0837 , G06F9/3004 , G06F9/30087 , G06F9/3834 , G06F9/3836 , G06F9/3857
摘要： A multiprocessor data processing system (MDPS) with a weakly-ordered architecture providing processing logic for substantially eliminating issuing sync instructions after every store instruction of a well-behaved application. Instructions of a well-behaved application are translated and executed by a weakly-ordered processor. The processing logic includes a lock address tracking utility (LATU), which provides an algorithm and a table of lock addresses, within which each lock address is stored when the lock is acquired by the weakly-ordered processor. When a store instruction is encountered in the instruction stream, the LATU compares the target address of the store instruction against the table of lock addresses. If the target address matches one of the lock addresses, indicating that the store instruction is the corresponding unlock instruction (or lock release instruction), a sync instruction is issued ahead of the store operation. The sync causes all values updated by the intermediate store operations to be flushed out to the point of coherency and be visible to all processors.
摘要翻译：具有弱有序体系结构的多处理器数据处理系统（MDPS）提供处理逻辑，用于在运行良好的应用的每个存储指令之后基本上消除发出同步指令。良好的应用程序的指令由弱有序的处理器转换和执行。处理逻辑包括一个锁定地址跟踪实用程序（LATU），它提供一种算法和一个锁定地址表，当弱锁定处理器获取锁时，锁存地址被存储在该地址中。当在指令流中遇到存储指令时，LATU将存储指令的目标地址与锁定地址表进行比较。如果目标地址与其中一个锁定地址匹配，指示存储指令是相应的解锁指令（或锁定释放指令），则在存储操作之前发出同步指令。同步使得由中间存储操作更新的所有值被刷新到一致性点，并且对于所有处理器可见。

13. 发明授权

US09247041B2 Inherent disorder reader adapted to be connected to a mobile device 有权
标题翻译：适用于连接到移动设备的固有无序读取器
公开(公告)号：US09247041B2
公开(公告)日：2016-01-26
申请号：US14007292
申请日：2012-03-26
申请人： Peter Malcolm Moran , Narayan Nambudiri , Satya Prakash Sharma
发明人： Peter Malcolm Moran , Narayan Nambudiri , Satya Prakash Sharma
IPC分类号： H04M1/02 , H04M1/725 , G06K9/20 , G06K9/00 , G07D7/20 , G06K7/10 , H04M3/38
CPC分类号： H04M1/72577 , G06K7/10 , G06K9/00577 , G06K9/209 , G06K2007/10524 , G07D7/2033 , H04M1/0264 , H04M3/38
摘要： Embodiments of the invention provide an adaptor that presents information from an inherent disorder feature as an optical signal. The adaptor is configured to direct the optical signal onto an optical processing unit built into a camera of a mobile device, such as a mobile telephone, to generate an image usable to identify an object. The adaptor is configured to be user attachable to the mobile device.
摘要翻译：本发明的实施例提供一种适配器，其将来自固有无序特征的信息呈现为光信号。适配器被配置为将光信号引导到内置于诸如移动电话的移动设备的照相机中的光学处理单元，以生成可用于识别对象的图像。适配器被配置为用户可连接到移动设备。

14. 发明申请

US20150269469A1 Method of, and System and Label For, Authenticating Objects in situ 审中-公开
标题翻译：用于原位认证对象的方法，系统和标签
公开(公告)号：US20150269469A1
公开(公告)日：2015-09-24
申请号：US14734137
申请日：2015-06-09
申请人： Satya Prakash Sharma , Xianfeng Gu , Robert James Hart
发明人： Satya Prakash Sharma , Xianfeng Gu , Robert James Hart
IPC分类号： G06K19/06 , G06Q30/00
CPC分类号： G06K19/06159 , G06K19/06037 , G06K19/0614 , G06K19/14 , G06Q30/0185
摘要： A method of, and a system and a label for, authenticating an object in situ create an authentication pattern signature for the object to be authenticated, associate a random distribution of multiple, three-dimensional elements with the object, aim a portable, handheld, image capture device at the object to capture return light from the elements as a single image, verify from the single image that the elements are three-dimensional, process the single image to generate an image pattern of the elements, compare the image pattern with the authentication pattern signature, and indicate that the object is authentic when the image pattern matches the authentication pattern signature.
摘要翻译：用于原位认证对象的方法，系统和标签为待认证的对象创建认证模式签名，将多个三维元素的随机分布与对象相关联，将便携式，手持式，物体上的图像捕获装置捕获从元素返回光作为单个图像，从单个图像验证元素是三维的，处理单个图像以生成元素的图像图案，将图像图案与认证模式签名，并且当图像模式与认证模式签名匹配时，指示对象是真实的。

15. 发明授权

US08458431B2 Expanding memory size 失效
公开(公告)号：US08458431B2
公开(公告)日：2013-06-04
申请号：US12611190
申请日：2009-11-03
申请人： David Alan Hepkin , Satya Prakash Sharma , Saurabh Nath Sharma , Randal Craig Swanberg
发明人： David Alan Hepkin , Satya Prakash Sharma , Saurabh Nath Sharma , Randal Craig Swanberg
IPC分类号： G06F12/00
CPC分类号： G06F13/16
摘要： A system, and computer usable program product for expanding memory size are provided in the illustrative embodiments. A desired size of an expanded memory and a first information about a workload in the data processing system are received. A size of a compressed memory pool to use with the memory to make the desired size of the expanded memory available is computed. A representation of the memory is configured, the representation of the memory appearing to be of a size larger than the size of the memory, the representation of the memory being the expanded memory, and the size of the representation being the size of the expanded memory. The expanded memory is made available such that the memory in the data processing system is usable by addressing the expanded memory.

16. 发明授权

US08447955B2 Efficient memory update process for well behaved applications executing on a weakly-ordered processor 失效
标题翻译：在弱有序处理器上执行的良好行为应用程序的高效内存更新过程
公开(公告)号：US08447955B2
公开(公告)日：2013-05-21
申请号：US12259699
申请日：2008-10-28
申请人： Andrew Dunshea , Satya Prakash Sharma , Mysore Sathyanarayana Srinivas
发明人： Andrew Dunshea , Satya Prakash Sharma , Mysore Sathyanarayana Srinivas
IPC分类号： G06F9/30
CPC分类号： G06F12/0837 , G06F9/3004 , G06F9/30087 , G06F9/3834 , G06F9/3836 , G06F9/3857
摘要： A multiprocessor data processing system (MDPS) with a weakly-ordered architecture providing processing logic for substantially eliminating issuing sync instructions after every store instruction of a well-behaved application. Instructions of a well-behaved application are translated and executed by a weakly-ordered processor. The processing logic includes a lock address tracking utility (LATU), which provides an algorithm and a table of lock addresses, within which each lock address is stored when the lock is acquired by the weakly-ordered processor. When a store instruction is encountered in the instruction stream, the LATU compares the target address of the store instruction against the table of lock addresses. If the target address matches one of the lock addresses, indicating that the store instruction is the corresponding unlock instruction (or lock release instruction), a sync instruction is issued ahead of the store operation. The sync causes all values updated by the intermediate store operations to be flushed out to the point of coherency and be visible to all processors.
摘要翻译：具有弱有序体系结构的多处理器数据处理系统（MDPS）提供处理逻辑，用于在运行良好的应用的每个存储指令之后基本上消除发出同步指令。良好的应用程序的指令由弱有序的处理器转换和执行。处理逻辑包括一个锁定地址跟踪实用程序（LATU），它提供一种算法和一个锁定地址表，当弱锁定处理器获取锁时，锁存地址被存储在该地址中。当在指令流中遇到存储指令时，LATU将存储指令的目标地址与锁定地址表进行比较。如果目标地址与其中一个锁定地址匹配，指示存储指令是相应的解锁指令（或锁定释放指令），则在存储操作之前发出同步指令。同步使得由中间存储操作更新的所有值被刷新到一致性点，并且对于所有处理器可见。

17. 发明授权

US08010673B2 Transitioning network traffic between logical partitions in one or more data processing systems 失效
标题翻译：在一个或多个数据处理系统中过渡逻辑分区之间的网络流量
公开(公告)号：US08010673B2
公开(公告)日：2011-08-30
申请号：US12057553
申请日：2008-03-28
申请人： Frank Dea , Rakesh Sharma , Satya Prakash Sharma , Vinit Jain
发明人： Frank Dea , Rakesh Sharma , Satya Prakash Sharma , Vinit Jain
IPC分类号： G06F15/173
CPC分类号： H04L67/1097 , G06F9/5077 , G06F17/30067
摘要： A method, system and computer program product for transitioning network traffic between logical partitions in one or more data processing systems are disclosed. The method includes defining a plurality of logical partitions with respect to one or more processing units of one or more data processing systems and dynamically reallocating resources from a second partition to a first partition among the plurality of logical partitions. Packets awaiting processing are transferred from the second partition to the first partition and processed on the first partition.
摘要翻译：公开了一种用于在一个或多个数据处理系统中的逻辑分区之间转换网络流量的方法，系统和计算机程序产品。该方法包括相对于一个或多个数据处理系统的一个或多个处理单元定义多个逻辑分区，并且将资源从第二分区动态地重新分配到多个逻辑分区中的第一分区。等待处理的分组从第二分区传送到第一分区，并在第一分区上进行处理。

18. 发明申请

US20110107054A1 EXPANDING MEMORY SIZE 失效
标题翻译：扩大内存大小
公开(公告)号：US20110107054A1
公开(公告)日：2011-05-05
申请号：US12611190
申请日：2009-11-03
申请人： David Alan Hepkin , Satya Prakash Sharma , Saurabh Nath Sharma , Randal Craig Swanberg
发明人： David Alan Hepkin , Satya Prakash Sharma , Saurabh Nath Sharma , Randal Craig Swanberg
IPC分类号： G06F12/00
CPC分类号： G06F13/16
摘要： A method, system, and computer usable program product for expanding memory size are provided in the illustrative embodiments. A desired size of an expanded memory and a first information about a workload in the data processing system are received. A size of a compressed memory pool to use with the memory to make the desired size of the expanded memory available is computed. A representation of the memory is configured, the representation of the memory appearing to be of a size larger than the size of the memory, the representation of the memory being the expanded memory, and the size of the representation being the size of the expanded memory. The expanded memory is made available such that the memory in the data processing system is usable by addressing the expanded memory.
摘要翻译：在说明性实施例中提供了用于扩展存储器大小的方法，系统和计算机可用程序产品。接收扩展存储器的期望大小和关于数据处理系统中的工作负载的第一信息。计算与存储器一起使用的压缩存储器池的大小，以使扩展存储器的期望大小可用。配置存储器的表示，存储器的表示看起来大于存储器的大小，存储器的表示是扩展存储器，并且表示的大小是扩展存储器的大小。扩展的存储器可用，使得数据处理系统中的存储器可通过寻址扩展的存储器来使用。

19. 发明授权

US07472332B2 Method for the reliability of host data stored on fibre channel attached storage subsystems 失效
标题翻译：存储在光纤通道连接存储子系统上的主机数据的可靠性的方法
公开(公告)号：US07472332B2
公开(公告)日：2008-12-30
申请号：US11189895
申请日：2005-07-26
申请人： James Patrick Allen , Thomas Stanley Mathews , Ravi A. Shankar , Satya Prakash Sharma , Glenn Rowan Wightwick
发明人： James Patrick Allen , Thomas Stanley Mathews , Ravi A. Shankar , Satya Prakash Sharma , Glenn Rowan Wightwick
IPC分类号： G11C29/00 , G06F11/00 , G06F11/10 , H03M13/00
CPC分类号： G11B20/1813
摘要： A method for improving the reliability of host data stored on Fiber Channel attached storage subsystems by performing end-to-end data integrity checks. When a read or write operation is initiated, an initial checksum for data in the read/write operation is generated and associated with the data, wherein the association exists through a plurality of layers of software and attached storage subsystems. The initial checksum is passed with the data in the read/write path. When a layer of software in the read/write path receives the initial checksum and data, the layer performs an integrity check of the data, which includes generating another checksum and comparing it to the initial checksum. If the checksums do not match, the read/write operation fails and the error is logged. If the checksums match, the integrity check is repeated through each layer in the read/write path to enable detecting data corruption at the point of source.
摘要翻译：通过执行端到端数据完整性检查来提高存储在光纤通道附加存储子系统上的主机数据的可靠性的方法。当启动读或写操作时，生成读/写操作中的数据的初始校验和并与数据相关联，其中通过多层软件和附加的存储子系统存在关联。初始校验和与读/写路径中的数据一起传递。当读/写路径中的软件层接收初始校验和和数据时，该层执行数据的完整性检查，其中包括生成另一个校验和并将其与初始校验和进行比较。如果校验和不匹配，则读/写操作失败，并记录错误。如果校验和匹配，则通过读/写路径中的每个层重复完整性检查，以便能够在源点检测数据损坏。

20. 发明申请

US20080189417A1 METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR TRANSITIONING NETWORK TRAFFIC BETWEEN LOGICAL PARTITIONS IN ONE OR MORE DATA PROCESSING SYSTEMS 失效
标题翻译：方法，系统和计算机程序产品用于在一个或多个数据处理系统中逻辑分区之间的网络流量过渡
公开(公告)号：US20080189417A1
公开(公告)日：2008-08-07
申请号：US12057553
申请日：2008-03-28
申请人： Frank Dea , Rakesh Sharma , Satya Prakash Sharma , Vinit Jain
发明人： Frank Dea , Rakesh Sharma , Satya Prakash Sharma , Vinit Jain
IPC分类号： G06F15/16
CPC分类号： H04L67/1097 , G06F9/5077 , G06F17/30067
摘要： A method, system and computer program product for transitioning network traffic between logical partitions in one or more data processing systems are disclosed. The method includes defining a plurality of logical partitions with respect to one or more processing units of one or more data processing systems and dynamically reallocating resources from a second partition to a first partition among the plurality of logical partitions. Packets awaiting processing are transferred from the second partition to the first partition and processed on the first partition.
摘要翻译：公开了一种用于在一个或多个数据处理系统中的逻辑分区之间转换网络流量的方法，系统和计算机程序产品。该方法包括相对于一个或多个数据处理系统的一个或多个处理单元定义多个逻辑分区，并且将资源从第二分区动态地重新分配到多个逻辑分区中的第一分区。等待处理的分组从第二分区传送到第一分区，并在第一分区上进行处理。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式