专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US06832347B1 Clock synchronization and fault protection for a telecommunications device 有权
标题翻译：电信设备的时钟同步和故障保护
公开(公告)号：US06832347B1
公开(公告)日：2004-12-14
申请号：US10367523
申请日：2003-02-14
申请人： Brent K. Parrish
发明人： Brent K. Parrish
IPC分类号： G06F1100
CPC分类号： G06F1/12 , H04J3/0688
摘要： In one embodiment, a telecommunications device includes a synchronization bus and a controller coupled to the bus that generates a system clock signal according to a primary reference clock signal and communicates the system clock signal using the bus. The controller detects a loss of the primary reference clock signal and, in response, continues generating the system clock signal, determines acceptability of a secondary reference clock signal, switches from the primary reference clock signal to the secondary reference clock signal if the secondary reference clock signal is acceptable, and in response to the switch generates the system clock signal according to the secondary reference clock signal.
摘要翻译：在一个实施例中，电信设备包括同步总线和耦合到总线的控制器，其根据主参考时钟信号生成系统时钟信号，并使用总线传送系统时钟信号。控制器检测到主参考时钟信号的丢失，并且作为响应继续产生系统时钟信号，确定次参考时钟信号的可接受性，如果辅助参考时钟信号从主参考时钟信号切换到次参考时钟信号信号是可接受的，并且响应于该开关根据次参考时钟信号产生系统时钟信号。

12. 发明授权

US06760849B1 Event initiation bus and associated fault protection for a telecommunications device 有权
标题翻译：事件发起总线和电信设备的相关故障保护
公开(公告)号：US06760849B1
公开(公告)日：2004-07-06
申请号：US10211647
申请日：2002-08-01
申请人： Brent K. Parrish , Ronald A. McCracken , John J. Fernald
发明人： Brent K. Parrish , Ronald A. McCracken , John J. Fernald
IPC分类号： G06F1300
CPC分类号： H04L41/0659 , H04L41/5019 , H04L43/0811
摘要： A telecommunications device includes an event initiation bus, at least one card coupled to the bus that can execute an event, and at least one controller also coupled to the bus that can communicate an event code value to the card using the bus. The event code value indicates the event is to be executed. The controller determines an event code value from the bus, compares the communicated event code value with the determined event code value, and transmits an event strobe signal to the card using the bus if the communicated event code value matches the determined event code value. The event strobe signal enables execution of the event and the card executes the event in response to the event code value and the event strobe signal. In a particular embodiment, the device is a switching unit having a high availability backplane environment.
摘要翻译：电信设备包括事件发起总线，耦合到可执行事件的总线的至少一个卡，以及耦合到总线的至少一个控制器，该总线可以使用该总线将事件代码值传送到卡。事件代码值表示要执行的事件。控制器从总线确定事件代码值，将所传送的事件代码值与所确定的事件代码值进行比较，并且如果通信的事件代码值与确定的事件代码值匹配，则使用总线将事件选通信号发送到卡。事件选通信号使得能够执行事件，并且卡响应于事件代码值和事件选通信号执行事件。在特定实施例中，该设备是具有高可用性背板环境的切换单元。

13. 发明授权

US06683848B1 Frame synchronization and fault protection for a telecommunications device 有权
标题翻译：电讯设备的帧同步和故障保护
公开(公告)号：US06683848B1
公开(公告)日：2004-01-27
申请号：US09328031
申请日：1999-06-08
申请人： Brent K. Parrish
发明人： Brent K. Parrish
IPC分类号： H04L1224
CPC分类号： H04J3/0688
摘要： A telecommunications device includes a synchronization bus. A first controller coupled to the bus generates first pulses and communicates the first pulses using the bus. A second controller coupled to the bus generates second pulses synchronized with the first pulses and communicates the second pulses using the bus. A card also coupled to the bus receives the first and second pulses and generates internal pulses synchronized with the first and second pulses. The card compares at least one internal pulse with at least one first pulse to detect a loss of synchronization between the internal pulse and the first pulse. The card indicates this loss of synchronization and the second controller may determine a failure of the first controller in response to at least the indication from the card. In a particular embodiment, the device is a switching unit with a high availability backplane environment, the first and second pulses are frame pulses having time slots, and the loss of synchronization is associated with a framing error.
摘要翻译：电信设备包括同步总线。耦合到总线的第一控制器产生第一脉冲并使用总线传送第一脉冲。耦合到总线的第二控制器产生与第一脉冲同步的第二脉冲，并且使用总线传送第二脉冲。还耦合到总线的卡接收第一和第二脉冲并产生与第一和第二脉冲同步的内部脉冲。该卡将至少一个内部脉冲与至少一个第一脉冲进行比较，以检测内部脉冲与第一脉冲之间的同步丢失。该卡指示这种同步丢失，并且第二控制器可以响应于至少来自卡的指示来确定第一控制器的故障。在特定实施例中，设备是具有高可用性背板环境的开关单元，第一和第二脉冲是具有时隙的帧脉冲，并且同步丢失与成帧错误相关联。

14. 发明授权

US06587461B1 TDM switching system and ASIC device 有权
标题翻译： TDM交换系统和ASIC设备
公开(公告)号：US06587461B1
公开(公告)日：2003-07-01
申请号：US09327700
申请日：1999-06-08
申请人： Brent K. Parrish , Werner E. Niebel
发明人： Brent K. Parrish , Werner E. Niebel
IPC分类号： H04L1252
CPC分类号： H04Q11/04 , H04Q2213/13103 , H04Q2213/13292 , H04Q2213/13299 , H04Q2213/1332 , H04Q2213/13322
摘要： In one embodiment, in a switching system, an ASIC device on a card coupled to a backplane communicates switched data to an outgoing network interface for the card without using the backplane, and remaining ASIC devices on the card communicate switched data, to other cards using the backplane for communication to outgoing network interfaces for the other cards. In another embodiment, an ASIC device includes a RAM storing a code for each first slot to combine with corresponding data from a first bus to specify an operation, a RAM applying the operation to generate modified data for each first slot, a RAM communicating as an address information specifying a second slot to correspond to each first slot, and a RAM locating the modified data for each first slot of a previous frame according to the address and communicating this modified data to a second bus in the corresponding second slot while the modified data for a current frame is being stored.
摘要翻译：在一个实施例中，在交换系统中，耦合到背板的卡上的ASIC设备将切换数据传送到用于卡的输出网络接口，而不使用背板，并且卡上的剩余ASIC设备将交换数据通信到其他卡，使用用于与其他卡的出站网络接口通信的背板。在另一个实施例中，ASIC设备包括RAM，其存储用于每个第一时隙的代码，以与来自第一总线的相应数据组合以指定操作; RAM，应用所述操作以产生用于每个第一时隙的修改数据，RAM作为指定与每个第一时隙对应的第二时隙的地址信息，以及RAM，根据该地址定位前一帧的每个第一时隙的修改数据，并将该修改后的数据传送到对应的第二时隙中的第二总线，同时修改数据正在存储当前帧。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式