专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

91. 发明授权

US07702780B2 Monitoring method, system, and computer program based on severity and persistence of problems 有权
标题翻译：基于严重性和持续性问题的监控方法，系统和计算机程序
公开(公告)号：US07702780B2
公开(公告)日：2010-04-20
申请号：US11158959
申请日：2005-06-22
申请人： Wade Allen , Paolo Deidda , David Anthony Fresquez , Antonio Perrone , Rosalind Radcliffe
发明人： Wade Allen , Paolo Deidda , David Anthony Fresquez , Antonio Perrone , Rosalind Radcliffe
IPC分类号： G06F15/173 , G06F11/00
CPC分类号： G06F11/3055 , G06F11/0709 , G06F11/0754
摘要： For monitoring a data processing system, a sequence of critical conditions with increasing severity indexes is defined. Each critical condition is detected when a corresponding state parameter exceeds a threshold value with a predefined persistence over time. The persistence may be specified by a minimum number of repeated occurrences of this event, with a maximum number of consecutive non-occurrences that are allowed between them. Whenever critical conditions are detected, the monitoring application retrieves the severity index of the last detected critical condition with the highest severity index, and calculates an incremental index indicative of how closely the state parameter is approaching the next critical condition. An indicator of the health of the system may be generated by subtracting the severity index of the last critical condition plus the incremental index from an optimal value.
摘要翻译：为了监测数据处理系统，定义了严格性指标增加的关键条件序列。当相应的状态参数超过具有预定义持续时间的阈值时，检测每个关键条件。可以通过重复发生此事件的最小次数来指定持久性，其中允许的最大连续不发生次数。每当检测到关键条件时，监控应用程序检索具有最高严重性索引的上次检测到的关键条件的严重性索引，并计算指示状态参数接近下一个危险条件的接近程度的增量索引。可以通过从最佳值减去最后一个关键条件的严重性指数加上增量索引来生成系统健康状况的指标。

92. 发明授权

US07657730B2 Initialization after a power interruption 失效
标题翻译：电源中断后初始化
公开(公告)号：US07657730B2
公开(公告)日：2010-02-02
申请号：US11456102
申请日：2006-07-07
申请人： Salim Ahmed Agha , Gary Dean Anderson , Wayne Allan Britson , Brent William Jacobs , William Thomas Truskowski
发明人： Salim Ahmed Agha , Gary Dean Anderson , Wayne Allan Britson , Brent William Jacobs , William Thomas Truskowski
IPC分类号： G06F9/00 , G06F9/24 , G06F15/177
CPC分类号： G06F11/0754 , G06F11/0751
摘要： In response to the start of an initialization sequence at a service processor, if power to a main processor was interrupted at a most-recent time that an operating system executed on the main processor, power to the main processor is turned on, the operating system is started executing on the main processor, data from the non-volatile memory of the service processor is provided to the operating system, and the service processor is reset, which restarts the initialization sequence. If the power to the main processor was not interrupted at the most-recent time that the operating system executed on the main processor, and if the operating system is currently executing on the main processor, a monitoring function is started in the service processor, which monitors for errors at a computer system.
摘要翻译：响应于在服务处理器处的初始化序列的开始，如果在主处理器上执行的操作系统的主要处理器的电源被接通，则主处理器的电力在最近的时间被中断，则操作系统在主处理器上开始执行，来自服务处理器的非易失性存储器的数据被提供给操作系统，并且服务处理器被重置，其重新启动初始化序列。如果主处理器的电源在最近的操作系统在主处理器上执行的时间没有中断，如果操作系统当前正在主处理器上执行，则在服务处理器中启动监视功能，监视计算机系统的错误。

93. 发明申请

US20090282233A1 TESTING AND ALERT DEVICE AND METHOD FOR POWER LEAKAGES 失效
标题翻译：测试和提醒设备和电源漏电方法
公开(公告)号：US20090282233A1
公开(公告)日：2009-11-12
申请号：US12208603
申请日：2008-09-11
申请人： YONG-AN WANG
发明人： YONG-AN WANG
IPC分类号： G06F15/177
CPC分类号： G06F11/0754
摘要： A testing and alert device for power leakages of a computer includes a basic input/output system (BIOS) chip located on a motherboard of the computer, a south bridge chip connected to the BIOS chip, and an alarm device controlled by the BIOS chip. The south bridge chip has a first general purpose input/output terminal capable of being coupled to a ground of an exterior power source. The BIOS chip is capable of detecting the input signal of the first general purpose input/output terminal of the south bridge chip and outputting an alarm command to initiate the alarming device when the input signal from the first general purpose input/output terminal is at a high level.
摘要翻译：用于计算机电源泄漏的测试和警报装置包括位于计算机主板上的基本输入/输出系统（BIOS）芯片，连接到BIOS芯片的南桥芯片以及由BIOS芯片控制的报警装置。南桥芯片具有能够耦合到外部电源的地面的第一通用输入/输出端子。 BIOS芯片能够检测南桥芯片的第一通用输入/输出端子的输入信号，并且当来自第一通用输入/输出端子的输入信号为一个时，输出报警命令来启动报警装置高水平。

94. 发明申请

US20070005298A1 Monitoring method, system, and computer program based on severity and persistence of problems 有权
标题翻译：基于严重性和持续性问题的监控方法，系统和计算机程序
公开(公告)号：US20070005298A1
公开(公告)日：2007-01-04
申请号：US11158959
申请日：2005-06-22
申请人： Wade Allen , Paolo Deidda , David Fresquez , Antonio Perrone , Rosalind Radcliffe
发明人： Wade Allen , Paolo Deidda , David Fresquez , Antonio Perrone , Rosalind Radcliffe
IPC分类号： G21C17/00
CPC分类号： G06F11/3055 , G06F11/0709 , G06F11/0754
摘要： For monitoring a data processing system, a sequence of critical conditions with increasing severity indexes is defined. Each critical condition is detected when a corresponding state parameter exceeds a threshold value with a predefined persistence over time. The persistence may be specified by a minimum number of repeated occurrences of this event, with a maximum number of consecutive non-occurrences that are allowed between them. Whenever critical conditions are detected, the monitoring application retrieves the severity index of the last detected critical condition with the highest severity index, and calculates an incremental index indicative of how closely the state parameter is approaching the next critical condition. An indicator of the health of the system may be generated by subtracting the severity index of the last critical condition plus the incremental index from an optimal value.
摘要翻译：为了监测数据处理系统，定义了严格性指标增加的关键条件序列。当相应的状态参数超过具有预定义持续时间的阈值时，检测每个关键条件。可以通过重复发生此事件的最小次数来指定持久性，其中允许的最大连续不发生次数。每当检测到关键条件时，监控应用程序检索具有最高严重性索引的上次检测到的关键条件的严重性索引，并计算指示状态参数接近下一个危险条件的接近程度的增量索引。可以通过从最佳值减去最后一个关键条件的严重性指数加上增量索引来生成系统健康状况的指标。

95. 发明授权

US06721903B2 Apparatus and method for processing information continuously even against extraneously incoming noise 失效
标题翻译：用于连续处理信息的装置和方法，即使是外来噪声
公开(公告)号：US06721903B2
公开(公告)日：2004-04-13
申请号：US09778944
申请日：2001-02-08
申请人： Shiro Yoshioka , Masahiko Matsumoto , Shigenori Satoh
发明人： Shiro Yoshioka , Masahiko Matsumoto , Shigenori Satoh
IPC分类号： G06F1100
CPC分类号： G06F11/1441 , G06F11/0754
摘要： An inventive information processor performs a predetermined process substantially continuously without causing runaway in its CPU even if extraneous noise has entered the power supply terminal thereof. When the incoming noise reaches relatively low Level 1(L), important information, determining the state of the CPU, is protected by saving it on a register. Thereafter, when the noise level exceeds Level 1(H), important information, representing the status of the predetermined process, is protected by storing it on a memory. Subsequently, when the noise level reaches Level 2, the CPU is suspended. And when the noise has decreased to less than Level 1(L), the predetermined process is resumed in accordance with the information saved and protected on the register and memory. Accordingly, even if noise has entered, the predetermined process can be continued without causing runway in the CPU after having been suspended for a while.
摘要翻译：本发明的信息处理器即使外部噪声已进入其电源端，也基本连续地执行预定处理而不会导致其CPU中的失控。当进入的噪声达到相对较低的级别1（L）时，确定CPU状态的重要信息将被保存在寄存器上。此后，当噪声电平超过1级（H）时，代表预定处理状态的重要信息通过将其存储在存储器上来保护。随后，当噪声电平达到2级时，CPU被挂起。并且当噪声降低到低于1级（L）时，根据在寄存器和存储器上保存和保护的信息恢复预定的处理。因此，即使已经进入了噪声，也可以在暂停一段时间后，不会导致CPU中的跑道继续进行规定的处理。

96. 发明申请

US20040032778A1 Data processor, semiconductor memory device and clock frequency detecting method 有权
标题翻译：数据处理器，半导体存储器件和时钟频率检测方法
公开(公告)号：US20040032778A1
公开(公告)日：2004-02-19
申请号：US10617922
申请日：2003-07-11
申请人： NEC Electronics Corporation
发明人： Kazuyuki Yamashita
IPC分类号： G11C007/00
CPC分类号： G06F11/00 , G06F11/0754
摘要： In a data processor which comprises a semiconductor memory device, a potential on a bit line of the semiconductor memory device is monitored at the end of a precharge, required for the semiconductor memory device, to detect an anomalous frequency of a clock applied from the outside. The anomalous frequency is detected by determining whether or not the potential on the bit line has reached a predetermined potential. When the potential on the bit line has not reached a predetermined potential, the operation of a CPU is reset.
摘要翻译：在包括半导体存储器件的数据处理器中，在半导体存储器件所需的预充电结束时监视半导体存储器件的位线上的电位，以检测从外部施加的时钟的异常频率。通过确定位线上的电位是否达到预定电位来检测异常频率。当位线上的电位未达到预定电位时，CPU的操作被复位。

97. 发明授权

US06628152B1 Method for monitoring a proper functioning of an integrated circuit 有权
标题翻译：监控集成电路正常功能的方法
公开(公告)号：US06628152B1
公开(公告)日：2003-09-30
申请号：US09510640
申请日：2000-02-22
申请人： Thomas Kern , Diether Sommer
发明人： Thomas Kern , Diether Sommer
IPC分类号： H03L700
CPC分类号： G06F11/0754 , G06F1/28 , G11C5/143
摘要： A proper functioning of an integrated circuit is monitored by monitoring a supply voltage of the integrated circuit. Dips in the supply voltage are ascertained. A signaling of the dips in the supply voltage is only effected if the supply voltage falls below a given voltage for a given minimum duration. As a result, the reliability of the integrated circuit is increased.
摘要翻译：通过监视集成电路的电源电压来监视集成电路的正常工作。确定供电电压下降。只有在给定的最小持续时间内电源电压低于给定的电压时，才能对电源电压中的下降信号进行。结果，集成电路的可靠性提高。

98. 发明授权

US06460005B1 Apparatus and method for monitoring environmental conditions in a computing device 有权
标题翻译：用于监测计算设备中的环境条件的装置和方法
公开(公告)号：US06460005B1
公开(公告)日：2002-10-01
申请号：US09637329
申请日：2000-08-10
申请人： John Kwangil Chang
发明人： John Kwangil Chang
IPC分类号： G01K100
CPC分类号： G06F11/3058 , G06F11/0754 , G06F11/3079
摘要： An apparatus and method for monitoring environmental conditions in a computing device is provided. After collecting the initial value of each environmental sensor, a processor calculates the difference between the current value and the next warning/critical level value. The processor instructs an environmental sensor controller to report new sensor measurements only when the sensed value changes by at least a half of the difference between the current value and the next warning/critical level value. Upon receipt of a new sensor value from the environmental sensor controller, the processor adjusts the reporting threshold by re-calculating the difference between the current sensed value and the next warning/critical level value. This process of reporting threshold adjustment continues until the sensor value is within a danger zone. Once the sensor value is within the danger zone, the processor will set the reporting threshold to a minimum allowed for the particular environmental sensor type.
摘要翻译：提供了一种用于监视计算设备中的环境条件的装置和方法。在收集每个环境传感器的初始值之后，处理器计算当前值和下一个警告/临界水平值之间的差值。处理器指示环境传感器控制器仅在感测值改变当前值和下一个警告/临界水平值之间的差异的至少一半时才报告新的传感器测量值。当从环境传感器控制器接收到新的传感器值时，处理器通过重新计算当前感测值和下一个警告/临界水平值之间的差异来调整报告阈值。报告阈值调整的过程将持续到传感器值处于危险区域内。一旦传感器值处于危险区域内，则处理器将报告阈值设置为特定环境传感器类型所允许的最小值。

99. 发明授权

US06400195B1 Method and apparatus for controlling reset operations 有权
标题翻译：用于控制复位操作的方法和装置
公开(公告)号：US06400195B1
公开(公告)日：2002-06-04
申请号：US09642710
申请日：2000-08-21
申请人： Suraj Bhaskaran
发明人： Suraj Bhaskaran
IPC分类号： H03L700
CPC分类号： G06F11/0724 , G06F1/24 , G06F1/3203 , G06F1/3237 , G06F11/004 , G06F11/0754 , G06F11/0793 , H03L7/00 , Y02D10/128
摘要： A system includes a detector, a first and second processor, and a reset circuit. The detector delivers a first signal in response to detecting a preselected condition, such as low battery voltage. The first processor receives the first signal and delivers an acknowledge signal indicating that the first processor will enter a reset mode of operation in response to receiving a reset signal. The second processor enters the reset mode of operation in response to receiving the first signal. The reset circuit delivers a reset signal to the first processor in response to receiving the first signal and the acknowledge signal so that the first processor is reset when it has acknowledged that it is ready to do so.
摘要翻译：系统包括检测器，第一和第二处理器以及复位电路。响应于检测到诸如低电池电压的预选条件，检测器传送第一信号。第一处理器接收第一信号并且传送指示第一处理器响应于接收到复位信号而进入复位操作模式的确认信号。响应于接收到第一信号，第二处理器进入复位操作模式。复位电路响应于接收到第一信号和确认信号而向第一处理器递送复位信号，使得当第一处理器已经确认它准备好这样做时，第一处理器被复位。

100. 发明授权

US06308121B1 Electronic control unit, in particular for a device provided in a motor vehicle 失效
标题翻译：电子控制单元，特别是用于机动车辆中提供的装置
公开(公告)号：US06308121B1
公开(公告)日：2001-10-23
申请号：US08935622
申请日：1997-09-23
申请人： Michael Ulm
发明人： Michael Ulm
IPC分类号： G06F770
CPC分类号： G11C29/74 , G06F11/00 , G06F11/004 , G06F11/0754 , G06F2201/81
摘要： A control unit, in particular for a device provided in a motor vehicle, has a computer, a first volatile data memory and a second nonvolatile data memory connected to a temperature sensor. During operation, variable data are transmitted from the first to the second data memory. Information regarding the temperature of the nonvolatile data memory is supplied by the temperature sensor to the computer. Data from the volatile data memory are copied to the nonvolatile data memory only when the temperature that has been signaled falls below a predetermined value. Data are read from the nonvolatile data memory up to an upper temperature limit which lies above the predetermined value.
摘要翻译：特别是用于设置在机动车辆中的装置的控制单元具有连接到温度传感器的计算机，第一易失性数据存储器和第二非易失性数据存储器。在操作期间，可变数据从第一数据存储器发送到第二数据存储器。关于非易失性数据存储器的温度的信息由温度传感器提供给计算机。来自易失性数据存储器的数据仅在已经发信号的温度低于预定值时被复制到非易失性数据存储器。数据从非易失性数据存储器读取直到高于预定值的上限温度。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式