会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 91. 发明授权
    • Method of thinning for EEPROM tunneling oxide device
    • EEPROM隧道氧化器件的稀化方法
    • US5439838A
    • 1995-08-08
    • US305559
    • 1994-09-14
    • Ming-Tzong Yang
    • Ming-Tzong Yang
    • H01L21/8247H01L21/266
    • H01L27/11521H01L27/11524
    • A method of forming an EEPROM memory cell on a semiconductor substrate, comprises forming a first dielectric layer on the substrate, a gate electrode of a select transistor and a first layer of a floating gate electrode of an EEPROM device on the dielectric layer, ion implanted source/drain regions in the substrate adjacent to the gate electrode and the first layer of the floating gate electrode proximate to at least the periphery of the gate electrode and the first layer of the floating gate electrode. The central region of the ion implanted regions is between the gate electrode and the first layer of the floating gate electrode. A tunneling oxide layer is formed above the central region using the electrodes to form the boundaries of the tunneling oxide layer, a second layer of the floating gate electrode in contact with the first layer of the floating gate electrode and in contact with the upper surface of the tunneling oxide layer, additional dielectric material over the upper surface of the device, and a control gate electrode deposited upon the surface of the additional dielectric material.
    • 一种在半导体衬底上形成EEPROM存储单元的方法,包括在衬底上形成第一电介质层,在电介质层上形成选择晶体管的栅电极和EEPROM器件的浮置栅电极的第一层,离子注入 邻近栅电极的衬底中的源极/漏极区域和靠近栅电极的周边和浮栅电极的第一层的浮置栅电极的第一层。 离子注入区域的中心区域位于栅电极和浮栅电极的第一层之间。 使用电极在中心区域上方形成隧道氧化物层,以形成隧道氧化物层的边界,浮置栅电极的第二层与浮栅电极的第一层接触并与 隧道氧化物层,在器件的上表面上的附加电介质材料,以及沉积在附加电介质材料的表面上的控制栅电极。
    • 92. 发明授权
    • Method of making a buried bit line DRAM cell
    • 埋地位线DRAM单元
    • US5364808A
    • 1994-11-15
    • US192364
    • 1994-02-07
    • Ming-Tzong YangChen-Chiu HsueGary Hong
    • Ming-Tzong YangChen-Chiu HsueGary Hong
    • H01L21/8242H01L27/108H01L21/266
    • H01L27/10852H01L27/10808
    • Ions of dopant are implanted into predetermined locations in a doped semiconductor substrate in sufficient concentration to form a buried conductor regions. A thick dielectric layer overlies the surface of the doped substrate. A first polysilicon layer is formed and patterned on the silicon dioxide layer by a mask and etching to form conductor lines, covered by a dielectric. A second polysilicon layer is formed on the second dielectric layer and patterned to form a first capacitor plate. A third dielectric layer is formed on the surface of the second polysilicon layer. A third polysilicon layer is formed on the third dielectric layer and patterned to form a top capacitor plate. A layer of BPSG is deposited upon the third layer of polysilicon.
    • 掺杂剂的离子以足够的浓度注入掺杂半导体衬底中的预定位置以形成掩埋导体区域。 厚电介质层覆盖在掺杂衬底的表面上。 通过掩模和蚀刻在二氧化硅层上形成并图案化第一多晶硅层以形成由电介质覆盖的导体线。 在第二电介质层上形成第二多晶硅层并构图以形成第一电容器板。 在第二多晶硅层的表面上形成第三电介质层。 在第三电介质层上形成第三多晶硅层并构图以形成顶部电容器板。 BPSG层沉积在第三层多晶硅上。