专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20040257253A1 Adaptive decision slicer 有权
标题翻译：自适应决策分片器
公开(公告)号：US20040257253A1
公开(公告)日：2004-12-23
申请号：US10464963
申请日：2003-06-18
发明人： Keith R. Jones , Gilberto Isaac Sada Trevino , William W. Jones
IPC分类号： H03M003/00 , H03H007/40
CPC分类号： G11B20/10203 , H04L25/03019 , H04L25/062
摘要： A method and apparatus is disclosed for adaptively determining threshold values in a decision device, such as a decision slicer. In one embodiment, a slicer receives one or more updated threshold values during operation to adaptively accommodate changes in the received signal or the channel that may occur over time. The updated threshold value is based on a MIN value and a MAX value. The MIN values represent a-value related to a recently received input that was determined to qualify for a particular slicer output and was less than the particular slicer output value. The MAX values represent a value related to a recently received input that was determined to qualify for a particular slicer output and was greater than the particular slicer output value. In one embodiment, the MAX and MIN value computation is based on scaling factors that dampen the rate of change of the threshold value.
摘要翻译：公开了用于在决策设备（例如决策限制器）中自适应地确定阈值的方法和装置。在一个实施例中，限幅器在操作期间接收一个或多个更新的阈值，以自适应地适应随时间发生的接收信号或信道的改变。更新的阈值基于MIN值和MAX值。 MIN值表示与最近接收的输入相关的值，该输入被确定为符合特定限幅器输出并且小于特定限幅器输出值。 MAX值表示与最近接收到的输入相关的值，该值被确定为限定特定限幅器输出并且大于特定限幅器输出值。在一个实施例中，MAX和MIN值计算基于削弱阈值变化率的缩放因子。

2. 发明申请

US20040233981A1 Method and apparatus for predistorting data 有权
标题翻译：预失真数据的方法和装置
公开(公告)号：US20040233981A1
公开(公告)日：2004-11-25
申请号：US10484557
申请日：2004-06-18
发明人： John David Porter , Malcolm Paul Sellars , Stephen David Greaves
IPC分类号： H03H007/40
CPC分类号： H04L25/03343 , H04L2025/03535 , H04L2025/03808 , H04W84/14
摘要： In a fixed wireless access (FWA) communications system comprising an Access Point (501) and a plurality of Subscriber Units (502-1, 502-2 502-N) each Subscriber Unit transmits a concentration word when it wishes to obtain access to transmit data. Each Subscriber Unit (502) includes a linear precoder (517) which predistorts the contention word to compensate for the impulse response of the transmission channel between it and Access Point (501). The precoder (517) is optimised specifically for the contention word to be transmitted instead of for general data.
摘要翻译：在包括接入点（501）和多个用户单元（502-1,502-2,502-N）的固定无线接入（FWA）通信系统中，每个订户单元希望获得访问权限时，发送浓度字传输数据。每个用户单元（502）包括一个线性预编码器（517），该线性预编码器预先对争用词进行预失真以补偿其与接入点（501）之间的传输信道的脉冲响应。预编码器（517）专门针对要发送的争用字而不是一般数据进行优化。

3. 发明申请

US20040208241A1 Limit-cycle-free FIR/IIR halfband digital filter with shared registers for high-speed sigma-delta A/D and D/A converters 有权
标题翻译：具有高速Σ-ΔA / D和D / A转换器共享寄存器的无限周期FIR / IIR半带数字滤波器
公开(公告)号：US20040208241A1
公开(公告)日：2004-10-21
申请号：US10417507
申请日：2003-04-17
发明人： Zhongnong Jiang
IPC分类号： H03K005/159 , H03H007/30 , H03H007/40
CPC分类号： H03H17/0294 , H03H17/0292 , H03H17/0461 , H03H2017/0466 , H03H2218/08
摘要： A multiplexed FIR/IIR digital filter structure (300) which offers linear phase response and low group delay by switching on a FIR filter portion (31) or a IIR filter portion (32). To reduce the silicon area, the FIR/IIR filter (300) shares registers which is enabled because the FIR and IIR processing do not use the registers at the same time but rather consecutively. Further, the multiplexed FIR/IIR digital filter structure (300) can offer limit-cycle-free IIR operation using two's-complement truncation in combination with positive valued allpass coefficients.
摘要翻译：多路FIR / IIR数字滤波器结构（300），其通过接通FIR滤波器部分（31）或IIR滤波器部分（32）来提供线性相位响应和低群延迟。为了减少硅面积，FIR / IIR滤波器（300）共享寄存器，因为FIR和IIR处理不能同时使用寄存器，而是连续使用。此外，多路复用FIR / IIR数字滤波器结构（300）可以提供使用二进制补码截断与正值全通系数组合的无限周期的IIR操作。

4. 发明申请

US20040170223A1 RECONFIGURABLE FIR FILTER 有权
标题翻译：可重复FIR滤波器
公开(公告)号：US20040170223A1
公开(公告)日：2004-09-02
申请号：US10248920
申请日：2003-03-02
发明人： Tzi-Dar Chiueh , Kuan-Hung Chen
IPC分类号： H03K005/159 , H03H007/30 , H03H007/40
CPC分类号： H03H17/0294
摘要： A series of digit processing units (DPUs) are connected to form a finite impulse response (FIR) filter. Each DPU includes a register, a multiplexer, and a coefficient multiplier. The register stores and delays an input digital signal to be filtered. The multiplexer has inputs connected to the input node and to an output of the register, an output of the multiplexer for connecting to a next stage DPU. The coefficient multiplier is connected to the output of the register and multiplies the input signal by a coefficient or part of a coefficient. A group of DPUs can have multiplexers set so that the register of each DPU stores the same part of the input signal for processing a single filter coefficient. An adder is provided to sum output of the DPUs and output a filtered signal. The critical path of the FIR filter is independent of coefficient number and precision.
摘要翻译：一系列数字处理单元（DPU）被连接以形成有限脉冲响应（FIR）滤波器。每个DPU包括寄存器，多路复用器和系数乘法器。寄存器存储并延迟要过滤的输入数字信号。多路复用器具有连接到输入节点和寄存器的输出的输入，多路复用器的输出用于连接到下一级DPU。系数乘法器连接到寄存器的输出，并将输入信号乘以系数或系数的一部分。一组DPU可以设置多路复用器，使得每个DPU的寄存器存储用于处理单个滤波器系数的输入信号的相同部分。提供加法器以对DPU的输出进行求和并输出滤波信号。 FIR滤波器的关键路径与系数数和精度无关。

5. 发明申请

US20040120409A1 Impulse response shortening and symbol synchronization in OFDM communication systems 失效
标题翻译： OFDM通信系统中的脉冲响应缩短和符号同步
公开(公告)号：US20040120409A1
公开(公告)日：2004-06-24
申请号：US10326481
申请日：2002-12-20
发明人： Ambighairajah Yasotharan , Dmitri Korobkov
IPC分类号： H04L027/28 , H04K001/10 , H03K005/159 , H03H007/30 , H03H007/40
CPC分类号： H03H17/0294 , H03H2220/08 , H04L25/022 , H04L25/0224 , H04L27/2662 , H04L27/2675 , H04L27/2695 , H04L2025/03414
摘要： A method for receiving at a receiver having a variable filter a transmitted signal that includes a periodic training signal. The method includes (a) receiving and sampling the transmitted signal at the receiver to produce a digital complex baseband signal; (b) filtering the digital complex baseband signal with the variable filter; (c) detecting the periodic training signal in the filtered digital complex baseband signal; (d) determining a desired channel impulse response based on the detected periodic training signal; (e) calculating filter coefficients required by the variable filter to achieve the desired channel impulse response; and (f) adjusting the variable filter according to the calculated filter coefficients. A receiver for implementing the method is also provided.
摘要翻译：一种用于在具有可变滤波器的接收机处接收包括周期性训练信号的发射信号的方法。该方法包括：（a）在接收机处接收和采样发送的信号以产生数字复基带信号; （b）用可变滤波器对数字复基带信号进行滤波; （c）检测经滤波的数字复基带信号中的周期性训练信号; （d）基于检测到的周期性训练信号确定期望的信道脉冲响应; （e）计算可变滤波器所需的滤波器系数以实现期望的信道脉冲响应; 和（f）根据所计算的滤波器系数调整可变滤波器。还提供了一种用于实现该方法的接收器。

6. 发明申请

US20040076228A1 Look-ahead decision feedback equalizing receiver 失效
标题翻译：前瞻判决反馈均衡接收机
公开(公告)号：US20040076228A1
公开(公告)日：2004-04-22
申请号：US10667658
申请日：2003-09-23
申请人： POSTECH FOUNDATION
发明人： Hong-June Park , Young-Soo Sohn
IPC分类号： H03K005/159 , H03H007/40 , H03H007/30
CPC分类号： H04L25/03878
摘要： A look-ahead decision feedback equalizing receiver includes an equalizing block for amplifying a high-frequency component of an external data signal fed thereto in response to a predetermined first input signal and a predetermined second input signal, to provide a first equalized external data signal and a second equalized external data signal, respectively; a clock synthesizer for outputting a plurality of sampling clocks, a timing thereof being adjusted by receiving an external clock synchronized with the external data signal; an over-sampler for over-sampling the first equalized external data signal and the second equalized external data signal in synchronization with the sampling clocks; a MUX block for multiplexing the outputs of the over-sampler in response to preceding outputs of the MUX block, which are fed back thereto, to thereby attain MUX decision results; and a phase detector for deciding the timing of the sampling clock by analyzing the MUX decision results.
摘要翻译：先行判决反馈均衡接收机包括：用于响应于预定的第一输入信号和预定的第二输入信号放大馈送到其中的外部数据信号的高频分量的均衡块，以提供第一均衡的外部数据信号;以及第二均衡外部数据信号; 用于输出多个采样时钟的时钟合成器，通过接收与外部数据信号同步的外部时钟来调整定时; 用于与采样时钟同步地对第一均衡外部数据信号和第二均衡外部数据信号进行过采样的过采样器; MUX块，用于响应于所述MUX块的先前输出而多路复用所述过采样器的输出，从而获得MUX判定结果; 以及相位检测器，用于通过分析MUX判定结果来决定采样时钟的定时。

7. 发明申请

US20040042546A1 Single carrier receiver with an equalizer for improving equalization quality and equalization method thereof 审中-公开
标题翻译：具有用于提高均衡质量的均衡器的单载波接收机及其均衡方法
公开(公告)号：US20040042546A1
公开(公告)日：2004-03-04
申请号：US10426813
申请日：2003-05-01
申请人： Samsung Electronics Co., Ltd.
发明人： Dong-Seong Han , Hae-Sock Oh , Ju-Yeun Kim , Jung-Jin Kim
IPC分类号： H03K005/159 , H03H007/30 , H03H007/40
CPC分类号： H04L25/03019 , H04L2025/03382 , H04L2025/0349 , H04L2025/03783
摘要： An equalizer of a single carrier receiver and method thereof include a pre-ghost detection unit, a delay unit, an FF unit, and an FB unit. The pre-ghost detection unit detects one ghost from ghosts having levels higher than a predetermined threshold and detects a time delay of the detected ghost with respect to a main ghost. The delay unit delays an input field synchronization signal for the time delay and outputs a delay signal indicative thereof. The FF unit receives a pre-ghost to filter ghosts received before the detected ghost. The FB unit receives the delayed field synchronization signal to filter the ghosts received after the detected ghost.
摘要翻译：单载波接收机的均衡器及其方法包括预重检测单元，延迟单元，FF单元和FB单元。预重影检测单元从具有高于预定阈值的重影检测一个重影，并检测检测到的重影相对于主重影的时间延迟。延迟单元延迟用于时间延迟的输入场同步信号，并输出指示其的延迟信号。 FF单元接收一个预镜像，以过滤在检测到的鬼之前收到的鬼。 FB单元接收到延迟的场同步信号，以过滤在检测到的重影之后接收的重影。

8. 发明申请

US20040013189A1 Soft slicer in a hybrid decision feedback equalizer 失效
标题翻译：混合决策反馈均衡器中的软切片器
公开(公告)号：US20040013189A1
公开(公告)日：2004-01-22
申请号：US10199158
申请日：2002-07-18
发明人： Srikant Jayaraman , Ivan Jesus Fernandez Corbaton , John E. Smee
IPC分类号： H03H007/30 , H03H007/40 , H03K005/159
CPC分类号： H04L25/067 , H04L2025/0342 , H04L2025/0349
摘要： A method and apparatus for estimating a transmitted symbol from a received sample as a function of Signal-to-Interference and Noise Ratio (SINR) of the received sample. The received sample is quantized and mapped to a region of a grid overlaid on the transmitted symbol constellation. The region may correspond to a symbol estimate value or may be processed further to obtain a symbol estimate value. The regions in one embodiment are rectangular. The symbol estimate values may be stored in a memory storage unit.
摘要翻译：作为接收样本的信号与干扰和噪声比（SINR）的函数的从接收样本估计发送符号的方法和装置。将接收到的样本量化并映射到覆盖在发射符号星座上的网格的区域。该区域可以对应于符号估计值，或者可以进一步处理以获得符号估计值。一个实施例中的区域是矩形的。符号估计值可以存储在存储器存储单元中。

9. 发明申请

US20040001537A1 Apparatus, and associated method, for performing joint equalization in a multiple-input, multiple-output communication system 失效
标题翻译：一种用于在多输入多输出通信系统中执行联合均衡的装置和相关方法
公开(公告)号：US20040001537A1
公开(公告)日：2004-01-01
申请号：US10180237
申请日：2002-06-26
发明人： Jianzhong Zhang , Kiran Kuchi , Heikki Berg
IPC分类号： H03H007/30 , H03H007/40 , H03K005/159
CPC分类号： H04L25/03057 , H04L1/0631 , H04L25/03229 , H04L25/03305 , H04L2025/03375 , H04L2025/0349
摘要： Apparatus, and an associated method, for performing joint equalization of received data vectors, received during operation of a multiple-input, multiple-output communication system. Slicing operations, implemented alternately as group slicing operations, decoupled slicing operations, and successive slicing operations are implemented at a joint equalizer of a receiving station of the multiple-input, multiple-output communication system. Once jointly equalized, equalized data vectors are provided to a joint decoder.
摘要翻译：一种用于在多输入多输出通信系统的操作期间接收的接收数据矢量的联合均衡的装置和相关方法。在多输入多输出通信系统的接收站的联合均衡器上实现作为组分片操作，去耦切片操作和连续分片操作交替执行的切片操作。一旦共同均衡，将均衡的数据向量提供给联合解码器。

10. 发明申请

US20030169809A1 Method for determining coefficients of an equalizer and apparatus for determining the same 失效
标题翻译：用于确定均衡器的系数的方法和用于确定均衡器的装置
公开(公告)号：US20030169809A1
公开(公告)日：2003-09-11
申请号：US10379851
申请日：2003-03-05
申请人： Samsung Electronics Co., Ltd.
发明人： Yong-Woon Kim
IPC分类号： H03K005/159 , H03H007/30 , H03H007/40
CPC分类号： H04L25/03012 , H04L25/022 , H04L25/0236 , H04L2025/03414 , H04L2025/03617
摘要： A method for estimating a phase response for an upstream area in a channel is based on an extrapolation and, following forcible distortion of an amplitude response, coefficients of a time domain equalizer and coefficients of a channel target circuit are determined using a minimum MSE algorithm. When the cost function of a minimum MES is determined, the square of the coefficients of the time domain equalizer are included for determining the cost function in order to reduce the probability that the coefficients of the time domain equalizer diverge. A channel-shortening effect of the time domain equalizer is improved to reduce inter-symbol interference (ISI) and inter-channel interference (ICI). As a result, a signal to noise ratio (SNR) of a communication system is improved.
摘要翻译：用于估计信道中上游区域的相位响应的方法是基于外推的，并且在强制失真振幅响应之后，使用最小MSE算法来确定时域均衡器的系数和信道目标电路的系数。当确定最小MES的成本函数时，包括时域均衡器的系数的平方，用于确定成本函数，以便降低时域均衡器的系数发散的概率。提高时域均衡器的信道缩短效果，减少符号间干扰（ISI）和信道间干扰（ICI）。结果，提高了通信系统的信噪比（SNR）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式