会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • METHOD OF FABRICATING A PIXEL ARRAY
    • 制作像素阵列的方法
    • US20120171792A1
    • 2012-07-05
    • US13050956
    • 2011-03-18
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • H01L33/02
    • H01L27/1225H01L27/3262H01L2251/5338
    • A method of fabricating a pixel array is provided. A first metal layer is formed over a substrate. The metal layer is patterned to form a plurality of data lines and a plurality of drain patterns adjacent to each data line. The data lines and the drain patterns are separated from each other. An oxide semiconductor layer and a first insulation layer covering the oxide semiconductor layer are formed over the substrate. A second metal layer is formed on the first insulation layer and patterned to form a plurality of scan lines intersected with the data lines and the drain patterns. By using the scan lines as a mask, the oxide semiconductor layer and the first insulation layer are patterned to form a plurality of oxide semiconductor channels located under each scan line. Each oxide semiconductor channel is located between one data line and one drain pattern.
    • 提供了一种制造像素阵列的方法。 第一金属层形成在衬底上。 图案化金属层以形成与每条数据线相邻的多条数据线和多条漏极图案。 数据线和漏极图案彼此分离。 在基板上形成氧化物半导体层和覆盖氧化物半导体层的第一绝缘层。 第二金属层形成在第一绝缘层上并被图案化以形成与数据线和漏极图案相交的多条扫描线。 通过使用扫描线作为掩模,对氧化物半导体层和第一绝缘层进行图案化以形成位于每条扫描线下方的多个氧化物半导体通道。 每个氧化物半导体沟道位于一个数据线和一个漏极图案之间。
    • 2. 发明申请
    • INTEGRATED CIRCUIT STRUCTURE
    • 集成电路结构
    • US20100148168A1
    • 2010-06-17
    • US12494304
    • 2009-06-30
    • Chih-Ming LaiChun-Cheng ChengYung-Hui Yeh
    • Chih-Ming LaiChun-Cheng ChengYung-Hui Yeh
    • H01L29/24
    • H01L29/45H01L27/1225H01L27/1233H01L27/1251
    • An integrated circuit structure including a substrate, an insulating layer, a first transistor and a second transistor is provided. The insulating layer, the first transistor and the second transistor are disposed on the substrate. The first transistor includes a first gate, a first oxide semiconductor layer, a first source and a first drain. A portion of the first source and the first drain directly contacting the first oxide semiconductor layer is composed of a Ti-containing metal. The second transistor includes a second gate, a second oxide semiconductor layer, a second source and a second drain. A portion of the second source and the second drain directly contacting the second oxide semiconductor layer is composed of a none-Ti-containing metal. In addition, the first oxide semiconductor layer and the second oxide semiconductor layer may have different thickness or different carrier concentrations.
    • 提供了包括基板,绝缘层,第一晶体管和第二晶体管的集成电路结构。 绝缘层,第一晶体管和第二晶体管设置在基板上。 第一晶体管包括第一栅极,第一氧化物半导体层,第一源极和第一漏极。 与第一氧化物半导体层直接接触的第一源极和第一漏极的一部分由含钛金属构成。 第二晶体管包括第二栅极,第二氧化物半导体层,第二源极和第二漏极。 与第二氧化物半导体层直接接触的第二源极和第二漏极的一部分由不含Ti的金属构成。 此外,第一氧化物半导体层和第二氧化物半导体层可以具有不同的厚度或不同的载流子浓度。
    • 3. 发明授权
    • Method of fabricating a pixel array
    • 制造像素阵列的方法
    • US08257992B2
    • 2012-09-04
    • US13050956
    • 2011-03-18
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • H01L21/00
    • H01L27/1225H01L27/3262H01L2251/5338
    • A method of fabricating a pixel array is provided. A first metal layer is formed over a substrate. The metal layer is patterned to form a plurality of data lines and a plurality of drain patterns adjacent to each data line. The data lines and the drain patterns are separated from each other. An oxide semiconductor layer and a first insulation layer covering the oxide semiconductor layer are formed over the substrate. A second metal layer is formed on the first insulation layer and patterned to form a plurality of scan lines intersected with the data lines and the drain patterns. By using the scan lines as a mask, the oxide semiconductor layer and the first insulation layer are patterned to form a plurality of oxide semiconductor channels located under each scan line. Each oxide semiconductor channel is located between one data line and one drain pattern.
    • 提供了一种制造像素阵列的方法。 第一金属层形成在衬底上。 图案化金属层以形成与每条数据线相邻的多条数据线和多条漏极图案。 数据线和漏极图案彼此分离。 在基板上形成氧化物半导体层和覆盖氧化物半导体层的第一绝缘层。 第二金属层形成在第一绝缘层上并被图案化以形成与数据线和漏极图案相交的多条扫描线。 通过使用扫描线作为掩模,对氧化物半导体层和第一绝缘层进行图案化以形成位于每条扫描线下方的多个氧化物半导体通道。 每个氧化物半导体沟道位于一个数据线和一个漏极图案之间。
    • 4. 发明申请
    • METHOD OF FABRICATING AN ACTIVE DEVICE ARRAY AND FABRICATING AN ORGANIC LIGHT EMITTING DIODE ARRAY
    • 制造有源器件阵列和制造有机发光二极管阵列的方法
    • US20120164766A1
    • 2012-06-28
    • US13050951
    • 2011-03-18
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • H01L33/00H01L21/336
    • H01L27/1225H01L27/1251H01L27/3258
    • Methods of fabricating active device array and organic light emitting diode array are provided. A first pattern metal layer is formed over a substrate. An oxide semiconductor layer is formed entirely over the substrate. A first insulation layer covering the first patterned metal layer and the oxide semiconductor layer is formed entirely on the substrate. A second patterned metal layer is formed on the first insulation layer. The oxide semiconductor layer and the first insulation layer is patterned by using the second patterned metal layer as a mask to form a first patterned oxide semiconductor layer and a first patterned insulation layer. A second insulation layer is entirely formed on the substrate. A second patterned oxide semiconductor layer is formed over the second insulation layer. A third patterned metal layer is formed over the second insulation layer.
    • 提供制造有源器件阵列和有机发光二极管阵列的方法。 第一图案金属层形成在衬底上。 整个衬底上形成氧化物半导体层。 覆盖第一图案化金属层和氧化物半导体层的第一绝缘层整体形成在基板上。 第二图案化金属层形成在第一绝缘层上。 通过使用第二图案化金属层作为掩模来将氧化物半导体层和第一绝缘层图案化,以形成第一图案化氧化物半导体层和第一图案化绝缘层。 在基板上完全形成第二绝缘层。 第二图案化氧化物半导体层形成在第二绝缘层上。 第三图案化金属层形成在第二绝缘层上。
    • 5. 发明授权
    • Method of fabricating an active device array and fabricating an organic light emitting diode array
    • 制造有源器件阵列并制造有机发光二极管阵列的方法
    • US08263433B2
    • 2012-09-11
    • US13050951
    • 2011-03-18
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • Yung-Hui YehChih-Ming LaiChun-Cheng Cheng
    • H01L21/00
    • H01L27/1225H01L27/1251H01L27/3258
    • Methods of fabricating active device array and organic light emitting diode array are provided. A first pattern metal layer is formed over a substrate. An oxide semiconductor layer is formed entirely over the substrate. A first insulation layer covering the first patterned metal layer and the oxide semiconductor layer is formed entirely on the substrate. A second patterned metal layer is formed on the first insulation layer. The oxide semiconductor layer and the first insulation layer is patterned by using the second patterned metal layer as a mask to form a first patterned oxide semiconductor layer and a first patterned insulation layer. A second insulation layer is entirely formed on the substrate. A second patterned oxide semiconductor layer is formed over the second insulation layer. A third patterned metal layer is formed over the second insulation layer.
    • 提供制造有源器件阵列和有机发光二极管阵列的方法。 第一图案金属层形成在衬底上。 整个衬底上形成氧化物半导体层。 覆盖第一图案化金属层和氧化物半导体层的第一绝缘层整体形成在基板上。 在第一绝缘层上形成第二图案化金属层。 通过使用第二图案化金属层作为掩模来将氧化物半导体层和第一绝缘层图案化,以形成第一图案化氧化物半导体层和第一图案化绝缘层。 在基板上完全形成第二绝缘层。 第二图案化氧化物半导体层形成在第二绝缘层上。 第三图案化金属层形成在第二绝缘层上。
    • 6. 发明授权
    • Semiconductor device and method for manufacturing the same
    • 半导体装置及其制造方法
    • US08759186B2
    • 2014-06-24
    • US13354334
    • 2012-01-20
    • Yung-Hui YehChih-Ming Lai
    • Yung-Hui YehChih-Ming Lai
    • H01L33/08
    • H01L29/7869H01L27/1225H01L27/1248H01L29/66969
    • A method for manufacturing a semiconductor device includes forming a metal oxide semiconductor layer and a first insulating layer on a substrate. A gate is formed on the first insulating layer. The first insulating layer is patterned by using the gate as an etching mask so as to expose the metal oxide semiconductor layer to serve as a source region and a drain region. A dielectric layer is formed on the substrate to cover the gate and the oxide semiconductor layer, where the dielectric layer has at least one of hydrogen group and hydroxyl group. A heating treatment is performed so that the at least one of hydrogen group and hydroxyl group reacts with the source region and the drain region. A source electrode and a drain electrode electrically connected to the source region and the drain region respectively are formed on the dielectric layer.
    • 一种制造半导体器件的方法包括在衬底上形成金属氧化物半导体层和第一绝缘层。 在第一绝缘层上形成栅极。 通过使用栅极作为蚀刻掩模来对第一绝缘层进行构图,以使金属氧化物半导体层暴露于源极区和漏极区。 在基板上形成介电层以覆盖栅极和氧化物半导体层,其中电介质层具有氢基和羟基中的至少一个。 进行加热处理,使得氢基和羟基中的至少一个与源极区和漏极区反应。 在电介质层上分别形成与源极区域和漏极区域电连接的源极电极和漏极电极。
    • 7. 发明申请
    • SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
    • 半导体器件及其制造方法
    • US20130126859A1
    • 2013-05-23
    • US13354334
    • 2012-01-20
    • Yung-Hui YehChih-Ming Lai
    • Yung-Hui YehChih-Ming Lai
    • H01L33/08H01L33/44
    • H01L29/7869H01L27/1225H01L27/1248H01L29/66969
    • A method for manufacturing a semiconductor device includes forming a metal oxide semiconductor layer and a first insulating layer on a substrate. A gate is formed on the first insulating layer. The first insulating layer is patterned by using the gate as an etching mask so as to expose the metal oxide semiconductor layer to serve as a source region and a drain region. A dielectric layer is formed on the substrate to cover the gate and the oxide semiconductor layer, where the dielectric layer has at least one of hydrogen group and hydroxyl group. A heating treatment is performed so that the at least one of hydrogen group and hydroxyl group reacts with the source region and the drain region. A source electrode and a drain electrode electrically connected to the source region and the drain region respectively are formed on the dielectric layer.
    • 一种制造半导体器件的方法包括在衬底上形成金属氧化物半导体层和第一绝缘层。 在第一绝缘层上形成栅极。 通过使用栅极作为蚀刻掩模来对第一绝缘层进行构图,以使金属氧化物半导体层暴露于源极区和漏极区。 在基板上形成介电层以覆盖栅极和氧化物半导体层,其中电介质层具有氢基和羟基中的至少一个。 进行加热处理,使得氢基和羟基中的至少一个与源极区和漏极区反应。 在电介质层上分别形成与源极区域和漏极区域电连接的源极电极和漏极电极。
    • 9. 发明授权
    • Method for fabricating pixel structure of active matrix organic light-emitting diode
    • 有源矩阵有机发光二极管像素结构的制作方法
    • US07575966B2
    • 2009-08-18
    • US12254820
    • 2008-10-20
    • Chih-Ming LaiYung-Hui YehYi-Hsun Huang
    • Chih-Ming LaiYung-Hui YehYi-Hsun Huang
    • H01L21/00H01L21/84
    • H01L29/7869H01L27/1225H01L27/322H01L27/3265
    • A method for fabricating an AMOLED pixel includes forming a transparent semiconductor layer on a substrate and forming a first channel layer of the switch TFT, a lower electrode of a storage capacitor and a second channel layer of a driving TFT. A first dielectric layer is formed over the substrate. A first opaque metal gate of the switch TFT, a second opaque metal gate of the driving TFT and a scan line are formed on the first dielectric layer. A first source and a first drain of the switch TFT are formed in the first channel layer and a second source and a second drain of the switch TFT are formed in the second channel layer. A patterned transparent metal layer is formed on the first dielectric layer. A data line is formed over the substrate. An OLED is formed over the substrate.
    • 一种制造AMOLED像素的方法包括在衬底上形成透明半导体层并形成开关TFT的第一沟道层,存储电容器的下电极和驱动TFT的第二沟道层。 第一电介质层形成在衬底上。 开关TFT的第一不透明金属栅极,驱动TFT的第二不透明金属栅极和扫描线形成在第一介电层上。 开关TFT的第一源极和第一漏极形成在第一沟道层中,并且开关TFT的第二源极和第二漏极形成在第二沟道层中。 在第一电介质层上形成有图案的透明金属层。 数据线形成在衬底上。 在衬底上形成OLED。
    • 10. 发明授权
    • Sensor element array and method of fabricating the same
    • 传感器元件阵列及其制造方法
    • US08723278B2
    • 2014-05-13
    • US13411623
    • 2012-03-04
    • Chih-Ming LaiYung-Hui Yeh
    • Chih-Ming LaiYung-Hui Yeh
    • H01L29/84G02F1/1333
    • G02F1/13338G06F3/044G06F2203/04103G06F2203/04111H01L27/0207H01L28/40
    • A sensor element array and method of fabricating the same are provided. The sensor element array is disposed on a substrate and includes a first patterned conductive layer, a channel layer, a first insulation layer, a second patterned conductive layer, a second insulation layer, and a third patterned conductive layer. The first patterned conductive layer includes a sensing line, a first power line, a source/drain pattern and a branch pattern. The channel layer includes a first channel and a second channel. Margins of the first insulation layer and the second patterned conductive layer are substantially overlapped. The second patterned conductive layer includes a selecting line, a gate pattern, and a gate connecting pattern. The second insulation layer has a first connecting opening for exposing the gate connecting pattern. The third patterned conductive layer includes a sensing electrode electrically connected to the gate connecting pattern.
    • 提供了传感器元件阵列及其制造方法。 传感器元件阵列设置在基板上,并且包括第一图案化导电层,沟道层,第一绝缘层,第二图案化导电层,第二绝缘层和第三图案化导电层。 第一图案化导电层包括感测线,第一电源线,源极/漏极图案和分支图案。 信道层包括第一信道和第二信道。 第一绝缘层和第二图案化导电层的边缘基本上重叠。 第二图案化导电层包括选择线,栅极图案和栅极连接图案。 第二绝缘层具有用于暴露栅极连接图案的第一连接开口。 第三图案化导电层包括电连接到栅极连接图案的感测电极。