会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Semiconductor device
    • 半导体器件
    • US08456884B2
    • 2013-06-04
    • US13138907
    • 2010-06-08
    • Yuji Torige
    • Yuji Torige
    • G11C17/00
    • G11C17/16G11C13/0004G11C13/003G11C17/18G11C2213/74G11C2213/79H01L27/105H01L27/112H01L27/11206H01L27/11286
    • Both decreasing access time and power consumption and improving storage bit count per one word line are compatibly attained. A memory cell array 1 has a configuration in which at least one row of memory cells MC having a fuse device F with a resistance value variable according to a flowing current and a plurality of cell transistors (TRB1 and TRB2) connected in parallel with respect to the fuse device F is arranged. In the relevant semiconductor device, out of the plurality of cell transistors (TRB1 and TRB2), the number of cell transistors turned ON is controllable by a writing control signal (WRITE) inputted from outside and an internal logic circuit 5 (and a word line drive circuit 4).
    • 同时实现了每一个字线的访问时间和功耗的降低以及提高存储位计数。 存储单元阵列1具有这样的结构,其中具有根据流动电流具有可变电阻值的熔丝器件F的至少一行存储单元MC和多个单元晶体管(TRB1和TRB2)相对于 保险丝装置F被布置。 在相关半导体器件中,在多个单元晶体管(TRB1和TRB2)中,由外部输入的写控制信号(WRITE)和内部逻辑电路5(以及字线 驱动电路4)。