专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080082895A1 METHOD AND SYSTEM FOR GENERATING LOW DENSITY PARITY CHECK CODES 有权
标题翻译：用于产生低密度奇偶校验码的方法和系统
公开(公告)号：US20080082895A1
公开(公告)日：2008-04-03
申请号：US11938016
申请日：2007-11-09
申请人： Mustafa Eroz , Freng-Wei Sun , Lin-Nan Lee
发明人： Mustafa Eroz , Freng-Wei Sun , Lin-Nan Lee
IPC分类号： H03M13/00
CPC分类号： H04L27/186 , H03M13/1111 , H03M13/112 , H03M13/1137 , H03M13/1165 , H03M13/152 , H03M13/255 , H03M13/2906 , H03M13/356 , H03M13/6583 , H04H40/90 , H04L1/00 , H04L1/005 , H04L1/0057 , H04L1/006 , H04L1/0061 , H04L1/0065 , H04L1/007 , H04L1/0071 , H04L27/2053
摘要： An approach for generating a structured Low Density Parity Check (LDPC) codes is provided. Structure of the LDPC codes is provided by restricting a certain part of the parity check matrix to be lower triangular, hence enabling a very simple encoding method that does not require the generator matrix of the code. The approach can also exploit the unequal error protecting capability of LDPC codes on transmitted bits to provide extra error protection to more vulnerable bits of high order modulation constellations (such as 8-PSK (Phase Shift Keying)). Additionally, an efficient decoding scheme is described where both bit nodes and check nodes are partitioned into groups. The edge values associated with each of the group can be placed together in memory simultaneously for bit nodes groups and check nodes groups. This architecture allows the multiple edges to be fetched from memory at a single clock cycle. A method of designing the parity check matrix that ensures the fetching of all the adjacent edges for a group of bit nodes or check nodes in a few clock cycles is described. The above approach is particularly applicable to bandwidth constrained communication systems requiring high data rates.
摘要翻译：提供了一种用于生成结构化低密度奇偶校验（LDPC）码的方法。通过将奇偶校验矩阵的某一部分限制为三角形来提供LDPC码的结构，因此能够实现不需要代码的生成矩阵的非常简单的编码方法。该方法还可以利用LDPC码在传输比特上的不相等的差错保护能力，为高阶调制星座（如8-PSK（相移键控））的更脆弱的比特提供额外的错误保护。另外，描述了一种有效的解码方案，其中比特节点和校验节点都被划分成组。与组中的每个相关联的边缘值可以同时放置在存储器中用于位节点组和校验节点组。该架构允许在单个时钟周期内从存储器中获取多个边。描述了一种设计奇偶校验矩阵的方法，该矩阵确保在几个时钟周期内取出一组位节点或校验节点的所有相邻边缘。上述方法特别适用于需要高数据速率的带宽受限通信系统。

IPRDB

热门服务

关于我们

友情链接

联系方式