会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Integrated circuit ESD protection
    • 集成电路ESD保护
    • US07719025B2
    • 2010-05-18
    • US11550650
    • 2006-10-18
    • Qiang ChenGordon Ma
    • Qiang ChenGordon Ma
    • H01L29/74
    • H01L29/8618H01L27/0259H01L29/0692
    • A protective device in a semiconductor may comprise a substrate of a first conductivity type, an epitaxial layer formed on top of the substrate, a body area formed within the epitaxial layer of a second conductivity type extending from a top surface into the epitaxial layer, a first area of the first conductivity type extending from the top surface into the body area, an isolation area surrounding the first area, a ring area of the first conductivity type surrounding the isolation area, and a coupling structure for connecting the ring area with the substrate.
    • 半导体中的保护装置可以包括第一导电类型的衬底,形成在衬底顶部上的外延层,形成在从顶表面延伸到外延层中的第二导电类型的外延层内的主体区域, 第一导电类型的从顶表面延伸到体区的第一区域,围绕第一区域的隔离区域,围绕隔离区域的第一导电类型的环区域和用于将环区域与衬底连接的耦合结构 。
    • 6. 发明授权
    • LDMOS transistor
    • LDMOS晶体管
    • US07119399B2
    • 2006-10-10
    • US10788815
    • 2004-02-27
    • Gordon MaCarsten Ahrens
    • Gordon MaCarsten Ahrens
    • H01L31/119
    • H01L29/41766H01L23/481H01L29/41725H01L29/4175H01L29/42372H01L29/456H01L29/66659H01L29/7835H01L2924/0002H01L2924/00
    • A semiconductor device has a semiconductor substrate, an insulating layer on top of the substrate, a lateral field effect transistor with a drain region and a source region arranged in the substrate and a gate arranged above the substrate within the insulating layer, a drain runner arranged on top of the insulator layer above the drain region, a source runner arranged on top of the insulator layer above the source region, a gate runner arranged on top of the insulator layer outside an area defined by the drain runner and the source runner, a first coupling structure with a via for coupling the drain runner with the drain region, and a second coupling structure with a via for coupling the source runner with the source region.
    • 半导体器件具有半导体衬底,在衬底顶部上的绝缘层,具有漏极区域和布置在衬底中的源极区域的横向场效应晶体管和布置在绝缘层内的衬底上方的栅极,排水流道布置 位于漏极区域上方的绝缘体层的顶部,源极流路,其设​​置在源极区域上方的绝缘体层的顶部;栅极流道,布置在由漏极流道和源极流路限定的区域之外的绝缘体层顶部; 第一耦合结构,其具有用于将漏极流道与漏极区域耦合的通路,以及具有用于将源极流体与源极区域耦合的通路的第二耦合结构。
    • 9. 发明授权
    • LDMOS transistor
    • LDMOS晶体管
    • US07365402B2
    • 2008-04-29
    • US11031784
    • 2005-01-06
    • Gordon Ma
    • Gordon Ma
    • H01L29/94
    • H01L29/66659H01L29/0634H01L29/0847H01L29/1045H01L29/105H01L29/402H01L29/4175H01L29/66537H01L29/7835
    • An LDMOS semiconductor transistor structure comprises a substrate having an epitaxial layer of a first conductivity type, a source region extending from a surface of the epitaxial layer of a second conductivity type, a lightly doped drain region within the epitaxial layer of a second conductivity type, a channel located between the drain and source regions, and a gate arranged above the channel within an insulating layer, wherein the lightly doped drain region comprises an implant region of the first conductivity type extending from the surface of the epitaxial layer into the epitaxial layer covering an end portion of the lightly doped drain region next to the gate.
    • LDMOS半导体晶体管结构包括具有第一导电类型的外延层的衬底,从第二导电类型的外延层的表面延伸的源极区,在第二导电类型的外延层内的轻掺杂漏极区, 位于漏极和源极区域之间的通道,以及在绝缘层内布置在通道上方的栅极,其中轻掺杂漏极区域包括从外延层的表面延伸到外延层覆盖物中的第一导电类型的注入区域 位于栅极附近的轻掺杂漏极区的端部。