专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08599059B1 Successive approximation register analog-digital converter and method for operating the same 有权
标题翻译：逐次逼近寄存器模数转换器及其操作方法
公开(公告)号：US08599059B1
公开(公告)日：2013-12-03
申请号：US13617325
申请日：2012-09-14
申请人： Yung-Hui Chung , Meng-Hsuan Wu
发明人： Yung-Hui Chung , Meng-Hsuan Wu
IPC分类号： H03M1/12
CPC分类号： H03M1/466
摘要： A SAR ADC converting an analog signal into a digital signal having N bits counting from a most significant bit to a least significant bit includes a comparator comparing a positive component with a negative component of the analog signal, two CDACs and a logic circuit. For at least one i-th bit cycle of N bit cycle except a least significant bit cycle, one of a pair of capacitors relating to (i+1)-th bit respectively arranged in the two CDACs is switched according to a first comparing result of the comparator. After one of the pair of capacitors is switched, the comparator compares the positive component with the negative component of the analog signal again and generates a second comparing result. Then whether each one of capacitors relating to i-th bit in the two CDAC is to be switched is determined according to the first and the second comparing result.
摘要翻译：将模拟信号转换为具有从最高有效位计数到最低有效位的N位的数字信号的SAR ADC包括比较正分量与模拟信号的负分量，两个CDAC和逻辑电路的比较器。对于除了最低有效位周期之外的N位周期的至少一个第i个比特周期，与分别布置在两个CDAC中的与第（i + 1）比特相关的一对电容器中的一个电容器根据第一比较结果被切换的比较器。在一对电容器中的一个被切换之后，比较器再次将正分量与模拟信号的负分量进行比较，并产生第二比较结果。然后根据第一和第二比较结果确定是否要切换与两个CDAC中的第i个位相关的每个电容器。

2. 发明申请

US20120306680A1 CURRENT PROVIDING SYSTEM, ADC WITH THE CURRENT PROVIDING SYSTEM, AND CURRENT PROVIDING METHOD 有权
标题翻译：电流提供系统，具有电流提供系统的ADC和电流提供方法
公开(公告)号：US20120306680A1
公开(公告)日：2012-12-06
申请号：US13151291
申请日：2011-06-02
申请人： Yen-Hsin Chu , Meng-Hsuan Wu
发明人： Yen-Hsin Chu , Meng-Hsuan Wu
IPC分类号： H03M1/34 , H02J1/00 , H03M1/12
CPC分类号： H03M1/0604 , H03M1/164 , H03M1/44
摘要： A current providing system, for providing an output current, which comprises: a frequency detecting circuit, for receiving at least one input signal, and for detecting a frequency of the input signal; a frequency-controlled current providing circuit, for providing the output current according to the input signal frequency when the input signal frequency is in a first predetermined range; and a predetermined current providing circuit, for providing the output current with a first predetermined current value, when the input signal frequency is not in the first predetermined range.
摘要翻译：一种用于提供输出电流的电流提供系统，包括：频率检测电路，用于接收至少一个输入信号，并用于检测输入信号的频率; 频率控制电流提供电路，用于当输入信号频率处于第一预定范围时根据输入信号频率提供输出电流; 以及预定电流提供电路，用于当输入信号频率不在第一预定范围内时提供具有第一预定电流值的输出电流。

3. 发明授权

US08508400B2 Successive approximation register analog to digital converter and conversion method thereof 有权
标题翻译：逐次逼近寄存器模数转换器及其转换方法
公开(公告)号：US08508400B2
公开(公告)日：2013-08-13
申请号：US13479021
申请日：2012-05-23
申请人： Meng Hsuan Wu , Yung-Hui Chung
发明人： Meng Hsuan Wu , Yung-Hui Chung
IPC分类号： H03M1/12
CPC分类号： H03M1/0673 , H03M1/468
摘要： A SAR ADC is provided. A DAC provides an intermediate analog signal according to an analog input signal, a most significant bit capacitance and a plurality of significant bit capacitances smaller than the most significant bit capacitance. A first switched capacitor array selectively provides the most significant bit capacitance or the significant bit capacitances according to a select signal. Sum of the significant bit capacitances is equal to the most significant bit capacitance. The second switched capacitor array provides the significant bit capacitances when the first switched capacitor array provides the most significant bit capacitance, and provides the most significant bit capacitance when the first switched capacitor array provides the significant bit capacitances. A comparator provides a comparison result according to the intermediate analog signal. A SAR logic provides an digital output signal according to the comparison result.
摘要翻译：提供了一个SAR ADC。 DAC根据模拟输入信号，最高有效位电容和小于最高有效位电容的多个有效位电容提供中间模拟信号。第一开关电容器阵列根据选择信号选择性地提供最高有效位电容或有效位电容。有效位电容的总和等于最高有效位电容。当第一开关电容器阵列提供最高有效位电容时，第二开关电容器阵列提供有效位电容，并且当第一开关电容器阵列提供有效位电容时提供最高有效位电容。比较器根据中间模拟信号提供比较结果。 SAR逻辑根据比较结果提供数字输出信号。

4. 发明授权

US08466824B2 Current providing system, ADC with the current providing system, and current providing method 有权
标题翻译：电流提供系统，ADC与当前提供系统，以及电流提供方法
公开(公告)号：US08466824B2
公开(公告)日：2013-06-18
申请号：US13151291
申请日：2011-06-02
申请人： Yen-Hsin Chu , Meng-Hsuan Wu
发明人： Yen-Hsin Chu , Meng-Hsuan Wu
IPC分类号： H03M1/60
CPC分类号： H03M1/0604 , H03M1/164 , H03M1/44
摘要： A current providing system, for providing an output current, which comprises: a frequency detecting circuit, for receiving at least one input signal, and for detecting a frequency of the input signal; a frequency-controlled current providing circuit, for providing the output current according to the input signal frequency when the input signal frequency is in a first predetermined range; and a predetermined current providing circuit, for providing the output current with a first predetermined current value, when the input signal frequency is not in the first predetermined range.
摘要翻译：一种用于提供输出电流的电流提供系统，包括：频率检测电路，用于接收至少一个输入信号，并用于检测输入信号的频率; 频率控制电流提供电路，用于当输入信号频率处于第一预定范围时根据输入信号频率提供输出电流; 以及预定电流提供电路，用于当输入信号频率不在第一预定范围内时提供具有第一预定电流值的输出电流。

5. 发明申请

US20120326900A1 SUCCESSIVE APPROXIMATION REGISTER ANALOG TO DIGITAL CONVERTER AND CONVERSION METHOD THEREOF 有权
标题翻译：数字近似寄存器模拟数字转换器及其转换方法
公开(公告)号：US20120326900A1
公开(公告)日：2012-12-27
申请号：US13479021
申请日：2012-05-23
申请人： Meng Hsuan WU , Yung-Hui CHUNG
发明人： Meng Hsuan WU , Yung-Hui CHUNG
IPC分类号： H03M1/38
CPC分类号： H03M1/0673 , H03M1/468
摘要： A SAR ADC is provided. A DAC provides an intermediate analog signal according to an analog input signal, a most significant bit capacitance and a plurality of significant bit capacitances smaller than the most significant bit capacitance. A first switched capacitor array selectively provides the most significant bit capacitance or the significant bit capacitances according to a select signal. Sum of the significant bit capacitances is equal to the most significant bit capacitance. The second switched capacitor array provides the significant bit capacitances when the first switched capacitor array provides the most significant bit capacitance, and provides the most significant bit capacitance when the first switched capacitor array provides the significant bit capacitances. A comparator provides a comparison result according to the intermediate analog signal. A SAR logic provides an digital output signal according to the comparison result.
摘要翻译：提供了一个SAR ADC。 DAC根据模拟输入信号，最高有效位电容和小于最高有效位电容的多个有效位电容提供中间模拟信号。第一开关电容器阵列根据选择信号选择性地提供最高有效位电容或有效位电容。有效位电容的总和等于最高有效位电容。当第一开关电容器阵列提供最高有效位电容时，第二开关电容器阵列提供有效位电容，并且当第一开关电容器阵列提供有效位电容时提供最高有效位电容。比较器根据中间模拟信号提供比较结果。 SAR逻辑根据比较结果提供数字输出信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式