会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Array substrate and shift register
    • 阵列基板和移位寄存器
    • US08508458B2
    • 2013-08-13
    • US12976060
    • 2010-12-22
    • Seung Woo HanGuangliang Shang
    • Seung Woo HanGuangliang Shang
    • G09G3/36
    • G09G3/3677G09G3/3659G09G2310/0205G11C19/184G11C19/28
    • An array substrate and a shift register directly fabricated thereon are provided. The shift register comprises a plurality of shift register units each connected to respective one of gate lines of the array substrate. The plurality of shift register units are divided into three groups. As to any two adjacent shift register units of each group, a signal output terminal of the following shift register unit is connected to a reset signal input terminal of the preceding shift register unit, and a signal output terminal of the preceding shift register unit is connected to a start voltage timing signal input terminal of the following shift register unit. Each group of shift register units are controlled by two clock signals, and the two clock signals alternately control two adjacent shift register units of each group. Both the first shift register unit and the third shift register unit are connected to a first start voltage timing signal input terminal, and the second shift register unit is connected to a second start voltage timing signal input terminal.
    • 提供了直接制造在其上的阵列基板和移位寄存器。 移位寄存器包括多个移位寄存器单元,每个移位寄存器单元各自连接到阵列基板的相应一个栅极线。 多个移位寄存器单元被分成三组。 对于每个组的任何两个相邻移位寄存器单元,下一个移位寄存器单元的信号输出端连接到前一移位寄存器单元的复位信号输入端,并且前一移位寄存器单元的信号输出端连接 到下一个移位寄存器单元的启动电压定时信号输入端。 每组移位寄存器单元由两个时钟信号控制,两个时钟信号交替地控制每个组的两个相邻的移位寄存器单元。 第一移位寄存器单元和第三移位寄存器单元都连接到第一开始电压定时信号输入端,并且第二移位寄存器单元连接到第二启动电压定时信号输入端。
    • 4. 发明申请
    • SHIFT REGISTER UNIT AND GATE DRIVE DEVICE FOR LIQUID CRYSTAL DISPLAY
    • 液晶显示器的移位寄存器单元和门驱动器件
    • US20110057926A1
    • 2011-03-10
    • US12878151
    • 2010-09-09
    • Guangliang SHANG
    • Guangliang SHANG
    • G06F3/038G11C19/28
    • G11C19/28G09G3/3674G09G3/3677G11C19/184
    • A shift register unit and a gate drive device for a liquid crystal display are disclosed. Both gate and drain of the tenth thin film transistor are connected to the source of the fifth thin film transistor, a source thereof is connected to a low voltage signal input terminal, threshold voltages of the eighth thin film transistor and the ninth thin film transistor are equal to or less than threshold voltage of the tenth thin film transistor. The shift register unit and the gate drive device for liquid crystal display provided in the present invention, could enable the thin film transistor used to suppress the noise in the shift register unit to maintain turning on, therefore it guarantees the reliability of the shift register unit.
    • 公开了一种用于液晶显示器的移位寄存器单元和栅极驱动装置。 第十薄膜晶体管的栅极和漏极连接到第五薄膜晶体管的源极,其源极连接到低电压信号输入端,第八薄膜晶体管和第九薄膜晶体管的阈值电压 等于或小于第十薄膜晶体管的阈值电压。 本发明提供的移位寄存器单元和用于液晶显示器的栅极驱动器件可以使薄膜晶体管能够抑制移位寄存器单元中的噪声,从而保持导通,从而保证了移位寄存器单元的可靠性 。
    • 5. 发明申请
    • GATE DRIVE DEVICE FOR A LIQUID CRYSTAL DISPLAY
    • 用于液晶显示器的门驱动装置
    • US20100245301A1
    • 2010-09-30
    • US12730387
    • 2010-03-24
    • Guangliang SHANG
    • Guangliang SHANG
    • G09G3/36
    • G09G3/3677G09G2310/0286G11C19/28
    • A gate drive device for liquid crystal display including multiple stages of shift register units and plurality of clock signal lines, said plurality of clock signal lines all being connected to the multiple stages of shift register units, to enable the multiple stages of shift register units to generate a gate drive signal, each stage of shift register unit all includes a signal output terminal, a first discharge circuit modular is connected between the signal output terminal for the i-th stage of shift register unit and the signal output terminal for the (i+1)-th stage of shift register unit, said first discharge circuit modular is used to cause the charges of a high level signal outputted from the signal output terminal for the i-th stage of shift register unit to be discharged to the signal output terminal for the (i+1)-th stage of shift register unit.
    • 一种用于液晶显示器的栅极驱动装置,包括多级移位寄存器单元和多个时钟信号线,所述多个时钟信号线全部连接到多级移位寄存器单元,以使多个移位寄存器单元能够 产生栅极驱动信号,移位寄存器单元的每一级都包括信号输出端,第一放电电路模块连接在第i级移位寄存器单元的信号输出端和第(i +1)级移位寄存器单元,所述第一放电电路模块用于使从第i级移位寄存器单元的信号输出端输出的高电平信号的电荷放电到信号输出 端子用于第(i + 1)级移位寄存器单元。
    • 6. 发明授权
    • Liquid crystal display
    • 液晶显示器
    • US08743097B2
    • 2014-06-03
    • US13275769
    • 2011-10-18
    • Guangliang Shang
    • Guangliang Shang
    • G06F3/041
    • G09G3/3648G09G3/3614G09G2300/0426G09G2310/0205G09G2330/021
    • A liquid crystal display comprising an array substrate formed with gate lines, data lines and pixel electrodes. Odd rows of pixel electrodes in the same column are connected with one of data lines at two sides of the column, even rows of pixel electrodes are connected with the other one of the data lines; pixel electrodes in the same row are controlled by one of the two gate lines at two sides of the row of pixel electrodes, pixel electrodes controlled by each gate line are located in the same row; there are two gate lines between two adjacent rows of pixel electrodes; two adjacent pixel electrodes in the same row between two adjacent data lines are controlled by one of the two gate lines at two sides of the row of pixel electrodes, and they are connected with one of the two adjacent data lines.
    • 一种液晶显示器,包括形成有栅极线,数据线和像素电极的阵列基板。 同一列中的奇数行的像素电极与列的两侧的数据线之一连接,偶数行像素电极与另一条数据线相连; 同一行中的像素电极由像素电极行的两侧的两条栅极线之一控制,由每条栅极线控制的像素电极位于同一行中; 在两个相邻行的像素电极之间存在两条栅极线; 两条相邻数据线之间的相邻行中的两个相邻像素电极由两行栅极线中的一条控制,并且它们与两条相邻的数据线之一相连。
    • 7. 发明授权
    • Shift register unit and gate drive device for liquid crystal display
    • 移位寄存器单元和液晶显示器的栅极驱动装置
    • US08199870B2
    • 2012-06-12
    • US12875556
    • 2010-09-03
    • Guangliang ShangSeung Woo Han
    • Guangliang ShangSeung Woo Han
    • G11C19/00
    • G11C19/184G11C19/28
    • An embodiment of the present invention discloses a shift register unit and a gate drive device for a liquid crystal display. The shift register unit, on the basis of a structure of 12 transistors and 1 capacitor in the prior art, enables both the drain of the seventh thin film transistor and the gate and the drain of the ninth thin film transistor being connected to the second clock signal input terminal, such that a leakage current would not be generated among the seventh thin film transistor, the eighth thin film transistor, the ninth thin film transistor and the tenth thin film transistor when a high level signal is outputted from the shift register unit, thus power consumption of the shift register unit may be reduced.
    • 本发明的实施例公开了一种用于液晶显示器的移位寄存器单元和栅极驱动装置。 基于现有技术中的12个晶体管和1个电容器的结构,移位寄存器单元能够使第七薄膜晶体管的漏极和栅极与第九薄膜晶体管的漏极连接到第二时钟 信号输入端子,使得当从移位寄存器单元输出高电平信号时,在第七薄膜晶体管,第八薄膜晶体管,第九薄膜晶体管和第十薄膜晶体管中不会产生漏电流, 因此可以减少移位寄存器单元的功耗。
    • 9. 发明申请
    • ARRAY SUBSTRATE AND SHIFT REGISTER
    • 阵列基板和移位寄存器
    • US20110156997A1
    • 2011-06-30
    • US12976060
    • 2010-12-22
    • Seung Woo HANGuangliang SHANG
    • Seung Woo HANGuangliang SHANG
    • G09G3/36
    • G09G3/3677G09G3/3659G09G2310/0205G11C19/184G11C19/28
    • An array substrate and a shift register directly fabricated thereon are provided. The shift register comprises a plurality of shift register units each connected to respective one of gate lines of the array substrate. The plurality of shift register units are divided into three groups. As to any two adjacent shift register units of each group, a signal output terminal of the following shift register unit is connected to a reset signal input terminal of the preceding shift register unit, and a signal output terminal of the preceding shift register unit is connected to a start voltage timing signal input terminal of the following shift register unit. Each group of shift register units are controlled by two clock signals, and the two clock signals alternately control two adjacent shift register units of each group. Both the first shift register unit and the third shift register unit are connected to a first start voltage timing signal input terminal, and the second shift register unit is connected to a second start voltage timing signal input terminal.
    • 提供了直接制造在其上的阵列基板和移位寄存器。 移位寄存器包括多个移位寄存器单元,每个移位寄存器单元各自连接到阵列基板的相应一个栅极线。 多个移位寄存器单元被分成三组。 对于每个组的任何两个相邻移位寄存器单元,下一个移位寄存器单元的信号输出端连接到前一移位寄存器单元的复位信号输入端,并且前一移位寄存器单元的信号输出端连接 到下一个移位寄存器单元的启动电压定时信号输入端。 每组移位寄存器单元由两个时钟信号控制,两个时钟信号交替地控制每个组的两个相邻的移位寄存器单元。 第一移位寄存器单元和第三移位寄存器单元都连接到第一开始电压定时信号输入端,并且第二移位寄存器单元连接到第二启动电压定时信号输入端。
    • 10. 发明申请
    • GAMMA-VOLTAGE GENERATION DEVICE AND LIQUID CRYSTAL DISPLAY DEVICE
    • 伽马电压发生装置和液晶显示装置
    • US20090085905A1
    • 2009-04-02
    • US12126431
    • 2008-05-23
    • Guangliang ShangYanfeng WangChanglin LengLiang Zhang
    • Guangliang ShangYanfeng WangChanglin LengLiang Zhang
    • G06F3/038G09G3/36
    • G09G3/3688G09G2310/027G09G2320/0673
    • The present invention relates to a Gamma-voltage generation device and a Liquid Crystal Display (LCD) device, wherein the Gamma-voltage generation device comprises: a voltage series generation unit for generating a plurality of groups of voltage series; and a multi-path selection unit for selecting one voltage value from each group of voltage series, respectively, according to a voltage selection signal and outputting the same to generate a needed Gamma-voltage series. The LCD device comprises a display panel, a row driver and a column driver, a timing controller, an image analyzing and processing unit, and a Gamma-voltage series generation device. The present invention achieves dynamic Gamma-voltage generation by choosing among a plurality of groups of voltages to output the needed Gamma-voltage series. Further, the plurality of groups of Gamma-voltage series could be obtained with resistor networks and such devices in the existing art as DAC and the like are unnecessary, thereby the response rate is improved and the cost is reduced.
    • 本发明涉及一种伽马电压产生装置和液晶显示器(LCD)装置,其中,伽马电压产生装置包括:电压序列产生单元,用于产生多组电压系列; 以及多路径选择单元,用于根据电压选择信号分别从每组电压序列中选择一个电压值,并输出该电压值以产生所需的伽马电压系列。 LCD装置包括显示面板,行驱动器和列驱动器,时序控制器,图像分析处理单元和伽玛电压系列生成装置。 本发明通过选择多组电压来实现动态伽马电压的产生,以输出所需的伽玛电压系列。 此外,可以使用电阻网络获得多组伽马电压系列,并且在现有技术中这样的装置不需要DAC等,从而提高响应速率并降低成本。