会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 22. 发明公开
    • 출력 회로
    • 输出电路
    • KR1020130019353A
    • 2013-02-26
    • KR1020120087625
    • 2012-08-10
    • 후지쯔 세미컨덕터 가부시키가이샤
    • 마츠다아키요시스즈키아키히로
    • H03K19/0175H03F3/45
    • H03K19/018528H03F1/0272H03F3/45179H03F3/45183H03F2200/411H03F2200/555H03F2203/45352H03F2203/45394H03F2203/45644H03F2203/45702H03K3/35613
    • PURPOSE: An output circuit capable of suppressing a timing shift between two output signals is provided to avoid voltage difference among nodes due to factors such as temperature change, thereby suppressing a timing shift among output signals due to factors such as temperature change. CONSTITUTION: A differential amplifier(30) includes an input unit(31) and a differential unit(32). The input unit generates a complementary inner signal based on a complementary input signal supplied to an input port. An input signal is supplied to the gate of a first transistor. An inverse input signal is supplied to the gate of a second transistor. The source of the first transistor is connected to wiring to which low voltage is supplied. The first transistor and a third transistor operate as a first inverter(33) receiving the input signal. The second transistor and a fourth transistor operate as a second inverter(34) receiving the inverse input signal. The input unit includes a sixth transistor, a seventh transistor, and an OR-gate(35).
    • 目的:提供一种能够抑制两个输出信号之间的定时偏移的输出电路,以避免因温度变化等因素导致的节点之间的电压差,由此抑制由温度变化等因素引起的输出信号之间的定时偏移。 构成:差分放大器(30)包括输入单元(31)和差分单元(32)。 输入单元基于提供给输入端口的互补输入信号产生互补的内部信号。 输入信号被提供给第一晶体管的栅极。 反向输入信号被提供给第二晶体管的栅极。 第一晶体管的源极连接到供应低电压的布线。 第一晶体管和第三晶体管作为接收输入信号的第一反相器(33)工作。 第二晶体管和第四晶体管用作接收反相输入信号的第二反相器(34)。 输入单元包括第六晶体管,第七晶体管和或门(35)。
    • 24. 发明授权
    • 트랜스 컨덕터의 튜닝회로
    • 트랜스컨덕터의튜닝회로
    • KR100433409B1
    • 2004-05-31
    • KR1020020012223
    • 2002-03-07
    • 삼성전자주식회사
    • 이정원조계옥이정은
    • H03F3/45
    • H03F3/343H03F3/191H03F3/45179H03F2203/45394H03F2203/45622H03F2203/45682
    • A transconductor tuning circuit for controlling transconductance of a transconductor. The tuning circuit includes a first MOS (Metal-Oxide Semiconductor) transistor. A source terminal of the first MOS transistor is connected to a power source. A gate terminal and a drain terminal of the first MOS transistor being connected to each other. A gate terminal and a drain terminal of a second MOS transistor being connected. A first input terminal of a first error amplifier is connected to the gate terminal of the first MOS transistor. A second input terminal of the first error amplifier is connected to the gate terminal of the second MOS transistor. The first error amplifier outputs an output signal in form of a bias signal for controlling tuning of the transconductor.
    • 跨导器调谐电路,用于控制跨导器的跨导。 调谐电路包括第一MOS(金属氧化物半导体)晶体管。 第一MOS晶体管的源极端连接到电源。 第一MOS晶体管的栅极端子和漏极端子彼此连接。 第二MOS晶体管的栅极端子和漏极端子连接。 第一误差放大器的第一输入端连接到第一MOS晶体管的栅极端。 第一误差放大器的第二输入端连接到第二MOS晶体管的栅极端。 第一误差放大器以偏压信号的形式输出输出信号,用于控制跨导器的调谐。
    • 26. 发明公开
    • 트랜스 컨덕터의 튜닝회로
    • 调谐电路
    • KR1020030072931A
    • 2003-09-19
    • KR1020020012223
    • 2002-03-07
    • 삼성전자주식회사
    • 이정원조계옥이정은
    • H03F3/45
    • H03F3/343H03F3/191H03F3/45179H03F2203/45394H03F2203/45622H03F2203/45682
    • PURPOSE: A tuning circuit of a transconductor is provided, which extends an operation frequency range and reduces characteristics change due to external environment. CONSTITUTION: According to the tuning circuit of a transconductor(23) for controlling transconductance of the transconductor, the first MOS transistor(M4) and the second MOS transistor(M7) are connected to a power supply voltage through a source port and their gate port and drain port are connected each other in a MOS diode structure. Each gate port of the first MOS transistor and the second MOS transistor is connected to an input port of the first error amp(A2), which outputs an output signal as a tuning control bias signal of the transconductor.
    • 目的:提供跨导体的调谐电路,延长了工作频率范围,减少了由外部环境引起的特性变化。 构成:根据用于控制跨导体跨导的跨导体(23)的调谐电路,第一MOS晶体管(M4)和第二MOS晶体管(M7)通过源极端口及其栅极端口连接到电源电压 并且漏极端口以MOS二极管结构彼此连接。 第一MOS晶体管和第二MOS晶体管的每个栅极端口连接到第一误差放大器(A2)的输入端口,其输出输出信号作为跨导器的调谐控制偏置信号。