会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • MULTICHANNEL INVERTER
    • JP2000308363A
    • 2000-11-02
    • JP10908799
    • 1999-04-16
    • TOKO INC
    • ARAKAWA KOJI
    • H02M7/48H02M7/538H05B41/24
    • PROBLEM TO BE SOLVED: To obtain a multichannel inverter by which a plurality of discharge tubes can be turned on simultaneously, without generating flickers and whose shape can be reduced as a whole so as to be lightweight and to easily turn on the discharge tubes by the inverter. SOLUTION: A plurality of resonance power supply circuits RS1 to RS4 which are constituted respectively of step-up transformers, resonance capacitors and switching transistors are provided. The transistors are driven near the resonance frequency of the resonance power supply circuits. All inverters 10 to 13 are driven at the same timing. A plurality of discharge tubes DS1 to DS4 on the secondary side of the step-up transformers in the resonance power supply circuits RS1 to RS4 are turned on by high-frequency voltages at the same frequency. When the inverters 10 to 13 are started, they are driven in a short time at a frequency which is lower than the resonance frequency by taking into consideration that the discharge tubes are easily turned on. When the discharge tubes are abnormal, the turning-on operations of all the discharge tubes are stopped by using the output of an OR circuit as the abnormal signal of every discharge tube.
    • 2. 发明专利
    • INVERTER CIRCUIT
    • JPH11299248A
    • 1999-10-29
    • JP11601598
    • 1998-04-10
    • TOKO INC
    • ARAKAWA KOJI
    • H05B41/24H02M7/48H03H7/01H05B41/392
    • PROBLEM TO BE SOLVED: To provide an inverter circuit which can set the time of the beginning of lighting in the first and second operating modes respectively, eliminate the lighting error of a fluorescent light in the first mode, and improve the accuracy of modulation of the light in the second mode. SOLUTION: A time constant circuit consisting of a resistor R1 for setting the time of the beginning of lighting in the first mode mainly and a capacitor C1, and a time constant circuit which consists of a resistor R2 for setting the time of the beginning of the lighting in the second mode mainly and a capacitor C2 are parallel-connected to the control terminal 11 for controlling the discharging current of a frequency modulator 6. In a first mode, an oscillating frequency fosc of the frequency modulator 6 gradually decreases to a frequency f1 in a stable lighting condition, therefore the time at the beginning of the lighting gets longer. In a second mode, the oscillating frequency fosc rapidly decreases to the frequency f1 , as compared with the first mode, the time at the beginning of the lighting becomes shorter.
    • 7. 发明专利
    • Dimmer control circuit
    • 调光器控制电路
    • JP2003068480A
    • 2003-03-07
    • JP2001254128
    • 2001-08-24
    • Toko Inc東光株式会社
    • ARAKAWA KOJIKOGA TOMOYUKI
    • H05B37/02
    • PROBLEM TO BE SOLVED: To provide a control circuit which can cope with analog dimmer and digital dimmer. SOLUTION: A dimmer control signal from the outside is inputted into a (+) terminal of an error amplifier OP1 via the first circuit to set the maximum value of an LED current IL. A signal corresponding to the LED current IL is inputted into the (-) terminal of the error amplifier OP1. Then, the second circuit to set the minimum value of the LED current by emitting a signal is connected with the output part of the error amplifier OP1 (output terminal on the chart) when the light control signal is lower than prescribed.
    • 要解决的问题:提供可以应付模拟调光器和数字调光器的控制电路。 解决方案:来自外部的调光控制信号经由第一电路输入到误差放大器OP1的(+)端,以设置LED电流IL的最大值。 对应于LED电流IL的信号被输入到误差放大器OP1的( - )端。 然后,当光控制信号低于规定值时,通过发出信号来设定LED电流的最小值的第二电路与误差放大器OP1(图表上的输出端子)的输出部分连接。
    • 9. 发明专利
    • INDUCTANCE ELEMENT
    • JPH07272951A
    • 1995-10-20
    • JP8734594
    • 1994-03-31
    • TOKO INC
    • ARAKAWA KOJIISHII IZUMISASAMORI KUNIO
    • H01F27/29
    • PURPOSE:To prevent metal-sheet terminals from being stripped off from a drum-shaped core even when heat is applied by a method wherein recessed parts having a depth in the axial direction are formed in the bottom face of the drum-shaped core, tail parts which have been bent respectively vertically are formed at the metal-sheet terminals and the tail parts for the metal-sheet terminals are bonded to, or force-fitted to, the recessed parts in the drum-shaped core. CONSTITUTION:One pair of metal-sheet terminals 15A, 15B are fixed to the bottom face of a drum-shaped core 13 having a winding groove 12 between flange 11 and a flange 11. Tail parts 16 are formed at the metal-sheet terminals 15A, 15B in such a way that ends, on one side, of respective slender metal sheets are bent vertically over the whole width. In addition, recessed parts 18A, 18B having a depth in the axial direction of the drum-shaped core 13 are formed in the rear of the flange 11 on the lower side as the bottom face of the drum-shaped core 13. The tail part 16 for the metal-sheet terminal 15A is inserted into the recessed part 18A and the tail part 16 for the metal-sheet terminal 15B is inserted into the recessed part 16B so as to be fixed by an adhesive.
    • 10. 发明专利
    • AC-DC CONVERTER
    • JPH07135774A
    • 1995-05-23
    • JP4507894
    • 1994-02-21
    • TOKO INC
    • ISHII MASANORIARAKAWA KOJI
    • H02M7/217H02M1/42H02M3/155H02M3/28H02M3/335H02M7/06H02M7/12
    • PURPOSE:To provide an AC-DC converter which has a wide applicable AC input voltage range by a method wherein the increase of the voltage in a circuit at the time of a light load is suppressed. CONSTITUTION:A PWM circuit 6, a one-shot multivibrator 7, a pulse synthesizing circuit 8 and a comparing circuit 9 are provided in an AC-DC converter which is composed of a rectifier 3, a step-up chopper circuit 4 and a DC-DC converter circuit 5. The PWM circuit 6 generates a first pulse signal Vps and the one-shot multivibrator 7 generates a delay pulse VpD. In accordance with the first pulse signal Vpa and the delay pulse VpD, the pulse synthesizing circuit 8 generates a second pulse Vpa whose width is smaller than the width of the first pulse signal Vpa by the width of the delay pulse VpD. The comparator circuit 9 compares a voltage Vc which is stepped up by the step-up chopper circuit 4 with a reference voltage VREF and, if the voltage Vc is declined below the reference voltage VREF the generation of the delay pulse is stopped.