会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Synchronous multiplexed transmission apparatus, synchronous multiplex transmission method, and synchronous multiplexed transmission program
    • 同步多路复用传输设备,同步多路复用传输方法和同步多路复用传输程序(SYNCHRONOUS MULTIPLEX TRANSMISSION PROGRATUS,SYNCHRONOUS MULTIPLEX TRANSMISSION
    • JP2009218959A
    • 2009-09-24
    • JP2008061785
    • 2008-03-11
    • Fujitsu Ltd富士通株式会社
    • KUGIMIYA JUNICHIMIHATA AKIHIROISHIKAWA KENICHIMATSUMOTO TAKESHI
    • H04J3/00
    • PROBLEM TO BE SOLVED: To decrease delay of data in a transmission path.
      SOLUTION: FIFO111a, b temporarily retain terminal data a, b. Read-out control parts 112a and 112b read the terminal data out of the FIFO111a and 111b at such reading timing determined by a timing determination part 122. A multiplexed information storing part 121 stores in advance the multiplexed information that specifies temporal order and the like when multiplexing the terminal data a, b. The timing determination part 122 determines a reading timing based on an apparatus clock and multiplexed information. An ACM part 123 controls a selector part 124, so that any one of the terminal data a, b read out by the reading control parts 112a and 112b is caused to be output from the selector part 124. The selector part 124 arranges the terminal data a, b within a single frame while switching them, with the acquired multiplexed data being output.
      COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:减少传输路径中数据的延迟。

      解决方案:FIFO111a,b暂时保留终端数据a,b。 读取控制部分112a和112b在由定时确定部分122确定的读取定时从FIFO111a和111b读出终端数据。多路复用信息存储部分121预先存储指定时间顺序等的多路复用信息 复用终端数据a,b。 定时确定部分122基于装置时钟和复用信息确定读取定时。 ACM部分123控制选择器部分124,使得由读取控制部分112a和112b读出的终端数据a,b中的任何一个从选择器部分124输出。选择器部分124将终端数据 a,b在单个帧内切换时,所获取的多路复用数据被输出。 版权所有(C)2009,JPO&INPIT

    • 2. 发明专利
    • Multiplex transmission apparatus
    • 多路传输设备
    • JP2009246692A
    • 2009-10-22
    • JP2008090944
    • 2008-03-31
    • Fujitsu Ltd富士通株式会社
    • KUGIMIYA JUNICHISUGIYAMA SEIJIISHIKAWA KENICHIMIHATA AKIHIRO
    • H04J3/00
    • PROBLEM TO BE SOLVED: To provide a multiplex transmission apparatus for outputting data to a single transmission path while adjusting a phase of the data by frame input from each of a plurality of transmission paths, without including a FIFO.
      SOLUTION: A multiplex transmission apparatus 100 includes: a storage unit 2 with three memories as buffers; a frame phase detection unit 3 for detecting a phase of each frame; a write control unit 4 for sequentially writing data of the frames in association with the memories in the storage unit 2 by counting a plurality of data constituting each of the frames in order from the start of the frames based on the phase of each frame detected by the frame phase detection unit 3 and setting a count value as a write address; a read control unit 5 for designating data of a predetermined read address from among the data written into a memory other than the memory being written in the storage unit 2 and reading the data of the designated address synchronously from a common memory in each storage unit 2; and a multiplexer 6 for multiplexing a plurality of data read out by the read control unit 5.
      COPYRIGHT: (C)2010,JPO&INPIT
    • 要解决的问题:提供一种用于在不包括FIFO的情况下从多个传输路径中的每一个输入数据的相位调整到单个传输路径的同时输出数据的多路复用传输装置。 解决方案:复用传输设备100包括:具有三个存储器作为缓冲器的存储单元2; 帧相位检测单元3,用于检测每帧的相位; 一个写入控制单元4,用于通过从基于帧的开始的顺序根据由帧的开始的每个帧的相位开始计数构成每个帧的多个数据,顺序地将与存储器相关联的帧的数据写入存储单元2中 帧相位检测单元3,并将计数值设置为写入地址; 读取控制单元5,用于从写入存储单元2中的存储器以外的存储器中写入的数据中指定预定读取地址的数据,并从每个存储单元2中的公共存储器同步地读取指定地址的数据 ; 以及多路复用器6,用于复用由读取控制单元5读出的多个数据。版权所有:(C)2010,JPO&INPIT
    • 3. 发明专利
    • Storage location extracting apparatus and storage location extracting method
    • 存储位置提取装置和存储位置提取方法
    • JP2009058690A
    • 2009-03-19
    • JP2007224881
    • 2007-08-30
    • Fujitsu Ltd富士通株式会社
    • SHIMOYAMA TAKESHIMIHATA AKIHIROSHIODA KAZUNARIKUGIMIYA JUNICHI
    • G09C1/00H04L9/10
    • PROBLEM TO BE SOLVED: To parallelize processes necessary for common portion extraction, and to speed up processing so as to enhance efficiency in entire processing.
      SOLUTION: A common address extracting apparatus 10 performs a log addition processing of first round sieve processing to each byte and, for the value of each byte after the first round of log addition processing is completed, turns ON the parity bit attached to the address of the byte satisfying the condition. Then, the common address extracting apparatus 10 performs a log addition processing of second round sieve processing to each byte maintaining the state of holding the value of the parity bit. For each value held by the byte after the second round of sieve processing is completed, the common address extracting apparatus 10 turns OFF the parity bit attached to the address of the byte not satisfying the condition. After that, the common address extracting apparatus 10 extracts the address of the byte whose value of corresponding parity bit is 1 as the common portion of the memory address satisfying the condition.
      COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:并行化公共部分提取所需的处理,并且加速处理,以提高整个处理的效率。 解决方案:公共地址提取装置10对每个字节执行第一圆筛处理的对数添加处理,并且对于在第一轮对数相加处理完成之后的每个字节的值,将附加到 满足条件的字节的地址。 然后,公共地址提取装置10对维持保持奇偶校验位的值的状态的每个字节执行第二圆筛处理的对数加法处理。 对于在第二轮筛选处理结束后由字节保持的每个值,公共地址提取装置10关闭附加到不满足条件的字节的地址的奇偶校验位。 之后,公共地址提取装置10将满足该条件的存储器地址的公共部分的对应奇偶校验位的值的字节的地址提取为1。 版权所有(C)2009,JPO&INPIT
    • 5. 发明专利
    • Power supply system
    • 电源系统
    • JP2005269779A
    • 2005-09-29
    • JP2004078260
    • 2004-03-18
    • Fujitsu Ltd富士通株式会社
    • KUGIMIYA JUNICHIIKEDA AKIFUMIOOTSURU HIROSHI
    • H02J1/00H04L29/00
    • PROBLEM TO BE SOLVED: To make common an Ether feed power supply part and a power supply part of a transmission device main part, related to a power supply system. SOLUTION: The power supply device is constituted by including: a power supply circuit 7 that feeds power to the backbone transmission device main part 15 from a power supply source 1; a total supply power calculation means 6 that calculates total supply power from the peripheral temperature of the power supply source 1, and also calculates supply power to the backbone transmission device main part from a voltage of the power supply source 1 and a current to the backbone transmission main part 15; an Ether feeding circuit 9 that receives feeding from the power supply source 1; an Ether feeding power calculation means 8 that calculates Ether feeding power from a value obtained by subtracting the supply power to the backbone transmission device power part 15 from the total supply power, and a voltage and a current of the Ether feeding circuit 9; a feeding switch 10 that turns on/off the Ether feeding circuit 9; and an Ether feeding control circuit 13 that on/off-controls the feeding switch 10 by receiving a control signal from the Ether feeding power calculation means 8. COPYRIGHT: (C)2005,JPO&NCIPI
    • 要解决的问题:与电源系统相关,使传统设备主要部分的以太供电电源部分和电源部分相通。 解决方案:电源装置包括:电源电路7,其从电源1向主干传输装置主体部15供电; 总供电功率计算装置6,其从电源1的外围温度计算总供电功率,并且还根据电源1的电压和到主干的电流来计算到主干传输装置主要部分的供电 变速箱主体15; 从电源1接收供电的以太网供电电路9; 以太网供电功率计算装置8,从总供电功率减去主干传输装置电源部分15的供电功率和以太供电电路9的电压和电流计算出以太网供电功率; 供给开关10,其接通/断开以太供给电路9; 以及通过从以太网供电功率计算装置8接收控制信号来对供电开关10进行开/关控制的以太网供电控制电路13.(C)2005,JPO&NCIPI
    • 9. 发明专利
    • TIMING REGENERATION CIRCUIT
    • JPH03184437A
    • 1991-08-12
    • JP32265389
    • 1989-12-14
    • FUJITSU LTD
    • AWATA YUTAKAOTA SHINJIKUGIMIYA JUNICHI
    • H04L7/00
    • PURPOSE:To accurately find a timing phase by smoothing an impulse response string receiving the influence of inter-code interference at a low-pass filter means. CONSTITUTION:An evaluation function arithmetic part 14 shifts the timing of sampling at a prescribed interval for one signal duration, and performs the calculation of respective sampling timing corresponding to an impulse response from the sample value fk and the digital identification value ak of a reception signal from past to the present within constant time, and stores the string of impulse response obtained at plural sampling timing. A filter arithmetic part 15 realizes the function of the low-pass filter means 6, and smoothes the above stated string of impulse response. A maximum value phase decision means 9 decides the sampling timing which supplies the maximum value of the smoothed string of impulse response as the optimum timing phase for the reception signal.