专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPS5591072A CASH REGISTER 失效
公开(公告)号：JPS5591072A
公开(公告)日：1980-07-10
申请号：JP16229578
申请日：1978-12-29
申请人： FUJITSU LTD
发明人： OKUYAMA RIYOUICHI , YOSHIDA NORIHIRO , AIZAKI YOSHIHIKO , ONAWA HITOO , TANAKA TOSHIYUKI , YOICHIZONO KENJI , WAKI FUMIO
摘要： PURPOSE:To decrease the mistakes of the teller by securing the multi-dimensional display for the display part of the OTM (On-line Teller's Machine). CONSTITUTION:Display part 13 of OTM10 is partitioned by the vertical coordinates prescribed with figures 1-8 in the vertical direction plus the horizontal coordinates prescribed with figures 1-32 in the horizontal direction each. In the diagram, area 1 is for display of the account number, area 2 is for display of the items such as the ordinary deposit, the cash and others, area 3 is for the mode display, area 4 is for display of the money types and the number of sheets (A, B, C, D and E prepared for distinction of 10,000 note, 5,000 note and so on), area 5 is for display of the check types and the number of sheets (J, F, G, H and I for distinction of the check, the check of the corresponding bank itself, the check of other bank, etc.), area 6 is for display of other amount, area 7 is for display of the balance, area 8 is for display of the amount of money, area 9 is for summary display of the information other than the cash information, and area 10 is for display of the registering of figures and the message respectively. With such display parts provided, the mistakes of the operator can be decreased.

2. 发明专利

JP2009225284A Line-monitoring apparatus and line-monitoring method 有权
标题翻译：线监测装置和线监测方法
公开(公告)号：JP2009225284A
公开(公告)日：2009-10-01
申请号：JP2008069491
申请日：2008-03-18
申请人： Fujitsu Ltd , 富士通株式会社
发明人： YOSHIDA NORIHIRO
IPC分类号： H04L29/14 , H04L12/70 , H04L12/707 , H04M3/22
CPC分类号： H04L43/16 , H04L41/0213
摘要： PROBLEM TO BE SOLVED: To enable a line-monitoring apparatus to carry out processing, other than processing for dealing with a state change, even if the state change frequently occurs on a line to be monitored. SOLUTION: A state change detection number of times CNT1 is counted which is the number of times of detecting a line state change through detection processing S10 of a first type (S12), and it is determined whether the state change detection number of times CNT1 counted per predetermined unit time t1 exceeds a predetermined threshold a1 (S13). If the state change detection number of times CNT1 counted per unit time t1 exceeds the threshold a1, the detection processing for detecting the line state change is changed into detection processing S30 of a second type (S19). COPYRIGHT: (C)2010,JPO&INPIT
摘要翻译：要解决的问题：即使状态变化频繁地发生在要监视的行上，也可以使线路监视装置进行除了处理状态改变的处理之外的处理。解决方案：通过第一类型的检测处理S10检测线状态改变的次数，计数CNT1的状态变化检测次数（S12），并且确定是否检测到状态变化检测次数每预定单位时间t1计数的CNT1超过预定阈值a1（S13）。如果每单位时间t1计数的状态变化检测次数CNT1超过阈值a1，则检测线状态变化的检测处理变为第二类型的检测处理S30（S19）。版权所有（C）2010，JPO＆INPIT

3. 发明专利

JP2001313654A ATM DEVICE, ATM COMMUNICATION SYSTEM AND METHOD FOR SWITCHING VIRTUAL PATHS 失效
公开(公告)号：JP2001313654A
公开(公告)日：2001-11-09
申请号：JP2000132183
申请日：2000-05-01
申请人： FUJITSU LTD
发明人： EDAMURA YUICHIRO , YOKOYAMA MASAMI , YOSHIDA NORIHIRO , NAKADE HIROSHI , KONDO RYUICHI , KIUCHI KANEYA
IPC分类号： H04L12/28
摘要： PROBLEM TO BE SOLVED: To make it possible to fast switch to a standby virtual path without increasing a processing burden in the case a failure occurs in an active virtual path about an ATM device for transmitting and receiving an ATM cell, an ATM communication system and a virtual path switching method. SOLUTION: In the ATM device, the ATM communication system constructed by connecting a plurality of ATM devices and the virtual path switching method for switching the active virtual path to the standby virtual path, the ATM device includes interface parts 1-1 to 1-N, a switch part (SW) 2 and a supervisory control part 3, the respective interface parts are provided with pair tables 4-1 to 4-N where the standby virtual path is respectively set up for the active virtual path of their own interface part, routing tables 5-1 to 5-N where routing information is set up, a detecting means for an alarm cell, a generating and transmitting means for an automatic path switch cell, etc., and the interface parts autonomously switch the active virtual path where a failure occurs to the standby virtual path.

4. 发明专利

JPH10134010A SHARED MEMORY CONFLICT EVASION SYSTEM 失效
公开(公告)号：JPH10134010A
公开(公告)日：1998-05-22
申请号：JP28989096
申请日：1996-10-31
申请人： FUJITSU LTD
发明人： KANETANI KO , NAKAGAWA MASAHIRO , TAKESO SHUICHI , IIJIMA NORIO , YOSHIDA NORIHIRO , NAKABAYASHI TOMOSUMI , MATSUKAWA YOSHINOBU , OGAKI HIROYUKI
IPC分类号： G06F15/16 , G06F9/52 , G06F15/177
摘要： PROBLEM TO BE SOLVED: To enable more than one data processing means to access shared data without conflicting with one another by comparing priority levels given to respective data processing means which are outputting access right acquisition requests, by acquiring the access right when top priority is decided. SOLUTION: When receiving an end report on access to data from another data processing means 100, an access right acquiring means 502 compares an access right acquisition wait representation with the priority given to the data processing means 100. When it is decided that its data processing means 100 is given top priority, the right to access is obtained for its data processing means 100. Therefore, when more than one data processing means 100 make requests to acquire the right to access to the same data at the same time, the right to access is given according to the priority to evade an access conflict.

5. 发明专利

JPS54122062A OPERATOR CONTROL SYSTEM 失效
公开(公告)号：JPS54122062A
公开(公告)日：1979-09-21
申请号：JP2971178
申请日：1978-03-15
申请人： FUJITSU LTD
发明人： TANAKA TOSHIYUKI , YOSHIDA NORIHIRO , AIZAKI YOSHIHIKO , OKUYAMA RIYOUICHI
IPC分类号： G07D9/00 , G07D3/00
摘要： PURPOSE:To enable several operators to use one window machine by turns by fixing individual confirmation data of each operator and by registering it previsouly. CONSTITUTION:Magnetic read part 1 decodes confirmation data recorded on an operation card possessed by an operator, and transaction data inputted through the key operation are inputted to counter 6 equivalent to operator A and the counted. In the same way, the confirmation data of another operator B are registered in buffer 5 and transaction data operator B inputs are recorded in corresponding counter 7.

6. 发明专利

JP2007158912A Packet retransmission method and apparatus 有权
标题翻译：分组重传方法和装置
公开(公告)号：JP2007158912A
公开(公告)日：2007-06-21
申请号：JP2005353348
申请日：2005-12-07
申请人： Fujitsu Ltd , 富士通株式会社
发明人： HIKIJI KENICHI , AKAKURA YOSHINARI , YAMAGISHI YUICHI , YOSHIDA NORIHIRO , YAMADA HIROTAKA , MIYANO KIYOSHI , ABE TATSUYA , OKAWA SHIGEMORI
IPC分类号： H04L12/28 , H04L12/70 , H04L12/713 , H04L12/775 , H04L29/02 , H04L29/14
摘要： PROBLEM TO BE SOLVED: To provide a method and apparatus which is capable of retransmitting a packet by itself when, in particular, a port fault occurs at a transmission device within a network, without depending on any special device such as a LAN fault monitoring device for specifying a factor of that fault. SOLUTION: When receiving a packet from a network NW via an active port 201W, the received packet is buffered in an internal memory MEM. If the occurrence of a fault in the active port 201W is detected, buffering is stopped and among packets buffered up to a point of time of the fault occurrence, packets at least of a predetermined range are sent to an external device (e.g., maintenance person's terminal 300) via a reserve port 201P. Otherwise, a fault occurrence notice is transmitted to the maintenance person's terminal 300 simultaneously with the stop of buffering and on the basis of a packet retransmission setting command (e.g., designation of the predetermined range and (or) instruction of a transmission reserve port) generated from the maintenance person's terminal 300 which has received the fault occurrence notice, the packets of the predetermined range are sent out. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提供一种能够在特别是在网络内的传输设备处发生端口故障的情况下自身重传分组的方法和装置，而不依赖于任何特殊设备，例如LAN 故障监控设备，用于指定该故障的因素。解决方案：当经由活动端口201W从网络NW接收到分组时，所接收的分组被缓存在内部存储器MEM中。如果检测到活动端口201W中出现故障，则停止缓冲，并且在故障发生的时间点之前缓存的分组中，至少在预定范围内的分组被发送到外部设备（例如维护人员终端300）经由保留端口201P。否则，在停止缓冲的同时基于生成的发送预约端口的分组重发设定命令（例如，指定预定范围和（或）指令），同时向维护人员终端300发送故障发生通知从接收到故障发生通知的维护人员终端300发送预定范围的分组。版权所有（C）2007，JPO＆INPIT

7. 发明专利

JP2007067586A Band control method and transmission apparatus 有权
标题翻译：带控制方法和传输装置
公开(公告)号：JP2007067586A
公开(公告)日：2007-03-15
申请号：JP2005248492
申请日：2005-08-29
申请人： Fujitsu Ltd , 富士通株式会社
发明人： ABE TATSUYA , AKAKURA YOSHINARI , YAMAGISHI YUICHI , YOSHIDA NORIHIRO , YAMADA HIROTAKA , MIYANO KIYOSHI , OKAWA SHIGEMORI , HIKIJI KENICHI
IPC分类号： H04L12/801 , H04L12/709 , H04L12/811 , H04L12/891 , H04L12/911
CPC分类号： H04L45/00 , H04L45/245 , H04L45/28 , H04L47/125 , H04L47/15 , H04L47/70 , H04L47/746 , H04L47/762 , H04L47/788 , H04L47/829 , Y02D50/30
摘要： PROBLEM TO BE SOLVED: To avoid unfairness in available band among users even if a failure occurs in physical circuits logically integrated as link aggregation. SOLUTION: In the band control method, a band control information of each user is preset for every normal physical circuit number integrated into a link aggregation circuit. If a failure/recovery of a physical circuit that is integrated into a link aggregation circuit is detected, a current number of normal physical circuits is recognized. By referring to the band control information of users for every preset normal physical circuit number, the band control corresponding to the normal physical circuit number that is recognized is executed on each user traffic. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：即使在逻辑集成的物理电路中出现故障，即使在链路聚合中发生故障，也可以避免用户之间的可用频段不正确。解决方案：在频带控制方法中，每个用户的频带控制信息是针对集成到链路聚合电路中的每个正常物理电路号预设的。如果检测到集成到链路聚合电路中的物理电路的故障/恢复，则识别当前数量的正常物理电路。通过参考每个预设的正常物理电路号码的用户的频带控制信息，对每个用户业务执行对应于所识别的正常物理电路号的频带控制。版权所有（C）2007，JPO＆INPIT

8. 发明专利

JPH0795181A TIME DIVISION ALARM DETECTION CIRCUIT 失效
公开(公告)号：JPH0795181A
公开(公告)日：1995-04-07
申请号：JP25625093
申请日：1993-09-21
申请人： FUJITSU LTD
发明人： YOSHIDA NORIHIRO
IPC分类号： H04L1/00 , H04J3/14 , H04L7/00
摘要： PURPOSE:To suppress the increase in a circuit scale with respect to an increase in a channel number by reducing the circuit scale. CONSTITUTION:The circuit is provided with m-sets of n-bit shift registers 1-4, m-sets of AND gate circuits 11-41 receiving each output of the shift registers 1-4 at its one input terminal and alarm data of n-channels subject to time division multiplex at the other input terminal, (m-1) sets of adder circuits 10-30 adding the outputs and a carry of the other adder circuit, an adder circuit 40 adding outputs of the AND gate circuits 11-41 and the alarm data, and a decoder circuit 5 decoding a predetermined value up to 2 comprising outputs of the adder circuits. Furthermore, outputs of the (m-1) sets of adder circuits 10-30 and the adder circuit 40 are fed back to respective input of the shift registers.

9. 发明专利

JPS55129838A PROGRAM CONTROL SYSTEM 失效
公开(公告)号：JPS55129838A
公开(公告)日：1980-10-08
申请号：JP3783679
申请日：1979-03-30
申请人： FUJITSU LTD
发明人： SUZUKI SUSUMU , YOSHIDA NORIHIRO , AIZAKI YOSHIHIKO , TAKABA KINZOU
IPC分类号： G06F9/48 , G06F3/00 , G06F9/46
摘要： PURPOSE:To avoid undesirable waiting of the second interruption low in the interruption priority, by performing the second priority with priority other than the head data corresponding to the first data group made by the first interruption request. CONSTITUTION:In the program control system excluding undesirable waiting state of the keyboard input data processing at lower interruption priority, corresponding to the first data group by the read-in from the magnetic strip such as document, the first interruption request by the read start having high priority is reserved and the second interruption request by the keyboard lower in the priority corresponding to the second data group with the keyboard. Further, the data processing other than the head data corresponding to the first data group made by the first interruption request is made for the second interruption with priority, allowing to avoid undesirable waiting state for the second interruption lower in the interruption priority.

10. 发明专利

JPS54152439A DATA PROCESSING CONTROL SYSTEM 失效
公开(公告)号：JPS54152439A
公开(公告)日：1979-11-30
申请号：JP5989878
申请日：1978-05-22
申请人： FUJITSU LTD
发明人： TANAKA TOSHIYUKI , YOSHIDA NORIHIRO , AIZAKI YOSHIHIKO , OKUYAMA RIYOUICHI
IPC分类号： G06F3/12 , G06F3/00 , G06F3/153 , G06F13/00 , G06F17/40 , G06Q40/00 , G06Q40/02
摘要： PURPOSE:To improve transmission efficiency of a data processing control system which utilizes a circuit, by adding a data block for the assignment of a hard-copy- enabling mode before picture data. CONSTITUTION:The format of a down telegram is formed of data block 31 indicating the hard-copy-enabling mode, data head 22 and picture data 23. Judging from the data format received, a terminal station discriminates whether the data is a hard copy or soft copy. Once the designation of the hard copy is discriminated, picture data are stored in a reception buffer memory while displayed on a display unit. After the display ends, the hard copy can be obtained through a printer, etc., by reading the picture data from the buffer memory as occasion demands.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式