会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明专利
    • STEREOSCOPIC IMAGE PICKUP DEVICE
    • JPS6419880A
    • 1989-01-23
    • JP17479987
    • 1987-07-15
    • HITACHI LTD
    • AYUSAWA IWAOTODAKA YOSHIHIRO
    • H04N5/335H04N5/341H04N5/353H04N5/355H04N5/359H04N5/369H04N5/3728H04N5/374H04N5/376H04N5/378
    • PURPOSE:To obtain the image signal of a free contrast with simple operation by independently setting the accumulating time of a photo-electric converting charge each part area of a light receiving face in a photo-electric converting element (picture element) composed of a photodiode, etc. CONSTITUTION:To a solid-state image pickup device, a vertical scanning circuit B18, an electric charge ejecting switch MOS transistor 19 and a pulse generating circuit 20 to drive the vertical scanning circuit B18 and to control a signal electric charge accumulation starting timing in the photodiode are provided. To the vertical scanning circuit B18 of the same constitution as a vertical scanning circuit A8, a driving pulse is given from the pulse generating circuit 20 to synchronize with a pulse generating circuit 17 for a reading timing control which is precedingly read and to operate. In the image pickup device to operate with a driving pulse timing, for example, the accumulating times of the electric charge read as a signal in picture element blocks of a first line and a second line are different from that of the other lines. Namely, the electric charge accumulating time different each the picture element block is set.
    • 32. 发明专利
    • IMAGE PICKUP DEVICE
    • JPS63127686A
    • 1988-05-31
    • JP27478686
    • 1986-11-18
    • HITACHI LTD
    • TAKAHASHI SUSUMUAYUSAWA IWAO
    • H04N9/07
    • PURPOSE:To easily record a frame still picture with high picture quality by providing a memory storing one field of sensor output signal as it is or a memory storing at least one of two field signals generated simultaneously so as to generate two field signal is separate times. CONSTITUTION:When the scanning by one field is applied by a drive scanning circuit 8, all picture information stored in a sensor 1 is stored in a memory 2. In reading white (w), green (g), cyan cy and yellow ye information from a memory 2, information corresponding to horizontal lines l1, l2 of the sensor 1 at first is read and the information corresponding to the lines l3, l4 are read. A signal by one field is obtained, the information corresponding to the lines l2, l3 and the information corresponding to the lines l4, l5 are being read to obtain the signal of the next field. In reading the information in the combination as the information at first corresponding to lines l1, l2, the information corresponding to lines l2 and l3 at a 2nd and the information corresponding to lines l3, l4 at the 3rd, a non-interlace signal is obtained.
    • 34. 发明专利
    • PICTURE SIGNAL REPRODUCING DEVICE
    • JPS6390277A
    • 1988-04-21
    • JP23430086
    • 1986-10-03
    • HITACHI LTD
    • AYUSAWA IWAOOKADA SHIGERUHIROSE KOICHITAKAHASHI KAZUYA
    • H04N5/93
    • PURPOSE:To prevent abnormal picture from being projected on a monitor screen by alternately outputting video signals of two tracks to a device in a field cycle only when a Frame Out code is detected on a peripheral side track and a Frame IN code is detected on an internal peripheral track are detected. CONSTITUTION:When the code signal of the Frame OUT is detected on the n-th track by a recording mode identification signal (code signal) detecting means, an information signal recorded on the n-th and the (n+1)-th track is not immediately reproduced in a frame picture reproducing mode but the (n+1)-th code signal is initially detected. When the Frame IN as the (n+1)-th code signal is detected, the frame picture reproducing mode using the n-th and the (n+1)-th information signals is selected. In case except the above mentioned, for instance, the reproducing mode in which only the n-th track is successively reproduced is selected. According to an operation as mentioned above, the two filed picture of different scenes or the filed picture of a certain scene and noise of silence are not alternately reproduced on the monitor screen in the field cycle.
    • 38. 发明专利
    • Solid-state image pickup element driving method
    • 固态图像拾取元件驱动方法
    • JPS6132666A
    • 1986-02-15
    • JP15301284
    • 1984-07-25
    • Hitachi Ltd
    • AYUSAWA IWAOIMAIDE TAKUYA
    • H04N3/14H04N5/335H04N5/365H04N5/374
    • PURPOSE: To read out an image signal by successive scanning and to avoid noises from reset pulse to an output signal of solid-state image pickup element by selecting a vertical gate line for every period of horizontal scanning using a gate circuit.
      CONSTITUTION: Outputs 91, 92 of a unit circuit 21 composed of one step of a vertical shift register 2 are impressed to the gate of each definite plural vertical buffer MOST17. A horizontal blanking period 13 indicates the period that the image signal of output of video signal of solid-state image pickup device is masked. TH is one horizontal scanning period, THBLK is a horizontal blanking period, and TH-THBLK is a period that image signal is output. Vertical gate lines 4 are selected each one after another, one by one, from upward to downward in the diagram in one horizontal scanning period by outputs 91, 92 of vertical shift register and pulses 10, 11. Therefore, the horizontal direction lines (called horizontal picture element lines) of hot diode are read out for each one line successively.
      COPYRIGHT: (C)1986,JPO&Japio
    • 目的:通过连续扫描读出图像信号,并通过使用门电路为水平扫描的每个周期选择垂直栅极线,避免复位脉冲对固态摄像元件的输出信号的噪声。 构成:由垂直移位寄存器2的一个步骤构成的单位电路21的输出91,92被印刷到每个确定的多个垂直缓冲器MOST17的栅极。 水平消隐期间13表示固态摄像装置的视频信号的输出图像信号被屏蔽的期间。 TH为一个水平扫描周期,THBLK为水平消隐期,TH-THBLK为输出图像信号的周期。 在垂直移位寄存器和脉冲10,11的输出端91,92,在一个水平扫描周期中,逐个地从图中的上下逐一选择垂直栅极线4。因此,水平方向线(称为 连续读出每一行的热二极管的水平像素线。
    • 39. 发明专利
    • Oscillator
    • 振荡器
    • JPS59111421A
    • 1984-06-27
    • JP22005482
    • 1982-12-17
    • Hitachi Ltd
    • AYUSAWA IWAO
    • H03L3/00H03L7/08H04N3/14H04N5/12H04N5/335H04N5/378
    • H04N5/12
    • PURPOSE:To obtain an oscillator having resistance to voltage and temperature fluctuation by stopping the oscillating operation temporarily at each TV horizontal oscillating period and controlling the oscillator so that the phase of a pulse generated at a prescribed order number from the starting point of time of the restarted oscillating operation is made always coincident with the TV period. CONSTITUTION:The phase when a pulse 14 changes from level 1 to level 0 as shown in Figure, is fluctuated as shown by a wave line to a phase (a) of a pulse 15 in response to a frequency of an oscillator output 6. In order to control the frequency of an oscillator 5 so that the phase of the pulse 14 changing from level 1 to level 0 is the phase (a) at all times, the feedback control is attained so as to keep the relation of f0=(n-1)/(T1-t), where f0 is the oscillating frequency of the oscillator 5, and T1 and (t) are time shown in Figure. The fluctuation of (t) being a cause to the fluctuation of the oscillating frequency f0 is neglected by making T1>t, and the fluctuation of the frequency due to temperature and voltage fluctuation is excluded.
    • 目的:通过在每个TV水平振荡周期暂时停止振荡操作来获得具有抗电压和温度波动的振荡器,并控制振荡器,使得从规定的次序开始产生的脉冲的相位从 重启振荡操作总是与电视周期一致。 构成:如图所示,脉冲14从电平1变化到电平0时的相位波动,如波形线所示,响应于振荡器输出6的频率到脉冲15的相位(a)。在 为了控制振荡器5的频率,使得脉冲14从等级1变化到电平0的相位始终是相位(a),获得反馈控制,以保持f0 =(n -1)/(T1-t),其中f0是振荡器5的振荡频率,T1和(t)是时间。 通过使T1> t忽略振荡频率f0的波动的原因的(t)的波动,并且排除由于温度和电压波动引起的频率的波动。
    • 40. 发明专利
    • Pulse delay circuit
    • 脉冲延迟电路
    • JPS5950610A
    • 1984-03-23
    • JP16095382
    • 1982-09-17
    • Hitachi Ltd
    • KINUGASA TOSHIROUNODA MASARUAYUSAWA IWAOSATOU YUTAKA
    • H03K5/13H03K5/00
    • H03K5/133H03K2005/00097H03K2005/00136H03K2005/00195
    • PURPOSE:To correct the unbalance of a delay amount, by impressing a delay control voltage to a gate of P and N-channel MOS pair and detecting the unbalance of the delay amount at the leading and trailing of an output waveform as a DC voltage so as to compare the voltage with a reference voltage and to apply the result to the other gate. CONSTITUTION:An input pulse 9 is impressed to the P and N-channel MOS pair 10, a delay control voltage VC is applied to the gate of the NMOS, and an output voltage VF of a differential amplifier 14 is applied to the gate of the PMOS. When one input VD is higher than the reference voltage Vref at the amplifier 14, the voltage VF is increased and when the voltage VD is lower, the voltage VF is decreased. Further, the unbalance of the delay amount at the leading of the output waveform of the MOS pair 10 is detected as a DC voltage at a smoothing circuit 13. This detected voltage is applied to the MOS pair 10 so as to correct the unbalance of the delay amount at a waveform shaping device 11.
    • 目的:通过对P和N沟道MOS对的栅极施加延迟控制电压并检测作为直流电压的输出波形的前后的延迟量的不平衡,来校正延迟量的不平衡,因此 以将电压与参考电压进行比较,并将结果应用于另一个门。 构成:向P和N沟道MOS对10施加输入脉冲9,向NMOS的栅极施加延迟控制电压VC,并将差分放大器14的输出电压VF施加到 PMOS。 当一个输入VD高于放大器14处的参考电压Vref时,电压VF增加,并且当电压VD较低时,电压VF降低。 此外,在MOS对10的输出波形的前端的延迟量的不平衡被检测为平滑电路13的DC电压。该检测电压被施加到MOS对10,以便校正 波形整形装置11的延迟量。