会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明专利
    • MAGNETIC RECORDER
    • JPS58111107A
    • 1983-07-02
    • JP20915781
    • 1981-12-25
    • HITACHI LTD
    • KITAZAWA KEIJIOONUMA KUNIHIKOSUZUKI KUNIO
    • G06F3/06G11B19/04G11B20/18
    • PURPOSE:To suppress the continuous destruction of recording data which may be generated due to the malfunction or failure of a controlling device to its minimum: one sector, by incorporating a writing malfunction preventing control part in a disc controlling device. CONSTITUTION:When a writing signal 6 is on at the timing when a sector pulse 3 is turned on, the output terminal Q of an error detecting J-K flip-flop which is off in initial state is inverted and turned on. Said state is discriminated as malfunction and an output signal 13 from the output Q is fed back to the controlling device as a signal to start error processing. A writing signal 6 is turned off at a gate by an error discriminating output signal 13 independently of the error processing so as not to be outputted to a disc device 10. Even if the writing signal is turned off, the error processing of the controlling device is ended and the writing operation is not restarted until a clear signal 15 of the flip- flop 14 is turned on.
    • 33. 发明专利
    • INTERFACE CONTROLLER
    • JPS5513443A
    • 1980-01-30
    • JP8516978
    • 1978-07-14
    • HITACHI LTD
    • MAEJIMA HIDEOOONUMA KUNIHIKO
    • G06F13/42G06F3/00G06F13/00G06F15/00
    • PURPOSE:To decrease the number of the input/output pin by memorizing the interface control which controls both the main memory and the input/output unit of the data processor along with decision of the wake-up to the main memory or the input/ output unit within the microprocessor. CONSTITUTION:Microprocessor 100 delivers interface signal 1b and 1c which are action-decoded via the clock given from clock generation circuit 101 and then separates those interface signals into the decode clock stop signal, main memory start 1e, input/output unit start signal 1f and permission signal 1g of DMA each through decoder 102. With encoding of the interface signals within processor 100, the microreader is supplied to the wake-up of main memory 103 and input/output unit 104 plus to decision circuits 500-502 of permitted by DMA. The decision output activates one of flip-flops 503-505, and the encoded signals 1b and 1c receive the output control by signal 5e of CMA request synchronization 506 and are delivered outside.