会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明专利
    • DATA INPUT CONTROL SYSTEM
    • JPS60222947A
    • 1985-11-07
    • JP7947584
    • 1984-04-20
    • FUJITSU LTD
    • YOKOMIZO SHINICHI
    • G06F3/02G06F11/30G06F13/00
    • PURPOSE:To input data quickly to improve the input processing by reporting the next data input request to an inputting person if he interrupts the data input on the way of data input. CONSTITUTION:A program 16 in a CPU15 outputs a data input request to an input part 13 and sets a monitor time to a time monitor part 11. If the time monitor part 11 detects expiration of the monitor time before data is inputted from the input part 13, the time monitor part 11 reports the detection result to an input promoting part 12. The input promoting part 12 outputs an input promoting message or a warning tone from the input part 13 and is returned to the input start point. When the input part 13 inputs data to a data accepting part 14, the monitor time of the time monitor part 11 is reset. Data inputted to the accepting part 14 is processed by the program 16, and it is checked whether all data are inputted or not, and the control is returnd to the start if all data are not yet inputted, but the input processing is terminated if all data are already inputted.
    • 15. 发明专利
    • ERROR CORRECTING SYSTEM
    • JPS56119988A
    • 1981-09-19
    • JP2372980
    • 1980-02-27
    • FUJITSU LTD
    • YOKOMIZO SHINICHI
    • G06F11/10G06F11/00G06F12/16G11C11/401G11C29/00G11C29/42
    • PURPOSE:To prevent decrease in the performance of a system by monitoring each address assigned at the refreshing operation, and performing rewriting when the address coinciding with an error address is assigned. CONSTITUTION:The line addresses transmitted in order to assign the respective locations which are being successively refreshed are monitored with a monitoring circuit 9, and when refreshed address coinciding with an error line address is detected, the circuit 9 transmits logic ''1'', and an output is obtained in an AND circuit 11, by which change-over circuits 7, 8 are changed over. The output of the circuit 11 is applied as a write instruction to a memory 1 via an OR circuit 13, and further the refreshing operation is temporarily stopped by way of an NOT circuit 14. The correcting data stored in a register 6 based on the write instruction by the operation of the circuit 11 are written in the location selected by the line addresses detected by the circuit 9 and the row addresses stored in the register 4.
    • 20. 发明专利
    • STORAGE SYSTEM FOR INFORMATION IN BLOCK COLORED PICTURE INFORMATION
    • JPS62209673A
    • 1987-09-14
    • JP3811586
    • 1986-02-22
    • FUJITSU LTD
    • OI YASUSHIINESHIMA SHINJIYOKOMIZO SHINICHIHATSUZAKI JUNJI
    • G06T11/00
    • PURPOSE:To ensure scan addresses in a memory against increasing even if the volume of information increases and to speed up processing at the time of displaying picture information by storing picture information on plural frames in a depth direction in a memory. CONSTITUTION:Shape information of one block is given at one address in the memory 1 as a symbol I1, shows and stored as information in the depth direction as symbols I1, I2... show. Since said information of plural frame constitution, it uses addresses II1, III1... continuing the shape information address of the 1st frame hence onward. Picture elements I5, I6... in a frame next to the 1st one and a color information Ic' are stored at a next address in a final frame. The 2nd and subsequent frames are similarly processed. As one block colored picture is made of a series of picture elements, four picture elements, for instance, are sequentially taken out of the top left corner to the right, and stored at the same address in the depth direction in the memory. The next picture element in the same frame is stored at a next address away from a distance corresponding to the number of frames with multiframe constitution.