专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP2901298A4 RE-ENUMERATION OF USB 3.0 COMPATIBLE DEVICES 无效
标题翻译：重编USB 3.0兼容设备
公开(公告)号：EP2901298A4
公开(公告)日：2016-04-27
申请号：EP12885458
申请日：2012-12-29
申请人： CYPRESS SEMICONDUCTOR CORP
发明人： BAJPAI PRADEEP KUMAR , RAZA SYED BABAR , RUNDELL ROBERT
IPC分类号： G06F13/38 , G06F13/42
CPC分类号： G06F13/382 , G06F13/4282 , G06F2213/0042

2. 发明公开

EP2491478A4 METHOD AND APPARATUS FOR REDUCING COUPLED NOISE INFLUENCE IN TOUCH SCREEN CONTROLLERS. 审中-公开
标题翻译：方法和装置以降低耦合噪声影响力的触摸屏控制
公开(公告)号：EP2491478A4
公开(公告)日：2014-07-23
申请号：EP10825635
申请日：2010-10-20
申请人： CYPRESS SEMICONDUCTOR CORP
发明人： KREMIN VICTOR , KONOVALOV ANTON
IPC分类号： G06F3/041
CPC分类号： G06F3/0418 , G02F1/13338 , G06F3/044

3. 发明公开

EP1875743A4 ILLUMINATION FLICKER DETECTION 审中-公开
标题翻译： BELEUCHTUNGS-FLACKERDETEKTION
公开(公告)号：EP1875743A4
公开(公告)日：2009-08-12
申请号：EP06739295
申请日：2006-03-20
申请人： CYPRESS SEMICONDUCTOR CORP
发明人： DIERICKX BART
IPC分类号： H04N9/73 , H01L27/14 , H04N5/235 , H04N5/357
CPC分类号： H04N5/235 , H04N5/2357
摘要： A method and apparatus for illumination flicker detection in an image sensor using a non-linear response pixel.
摘要翻译：一种使用非线性响应像素的图像传感器中的照明闪烁检测的方法和装置。

4. 发明公开

EP1266476A4 HYBRID DATA TRANSPORT SCHEME OVER OPTICAL NETWORKS 审中-公开
标题翻译： FÖRDERUNGSSXHEMAFOR混合数据光网络
公开(公告)号：EP1266476A4
公开(公告)日：2009-08-05
申请号：EP01916564
申请日：2001-03-09
申请人： CYPRESS SEMICONDUCTOR CORP
发明人： JHA PANKAJ K
IPC分类号： H04J3/16 , H04L1/00 , H04Q11/00 , H04Q11/04 , H04J3/24 , H04L12/28 , H04L12/54 , H04L12/56
CPC分类号： H04L1/0061 , H04J3/1617 , H04J2203/0082 , H04J2203/0094 , H04L1/0083 , H04Q11/0062 , H04Q11/0066 , H04Q11/0071 , H04Q2011/0064 , H04Q2011/0077 , H04Q2011/0086
摘要： A frame configured to be transmitted on a network and store data packets in a plurality of channels. One or more of the plurality of channels may be configured to store one or more fragments of the data packets (packet fragment 1, 2). Each separated and linked by an offset pointer (232). Each can also be any type, any length, and located anywhere in the frame including error portion (230) and labels to control routing of the payload (234).

5. 发明公开

EP1417685A4 PROPORTIONAL TO TEMPERATURE VOLTAGE GENERATOR 审中-公开
标题翻译：温度比例发电机
公开(公告)号：EP1417685A4
公开(公告)日：2009-03-11
申请号：EP02746600
申请日：2002-06-20
申请人： CYPRESS SEMICONDUCTOR CORP
发明人： FISCUS TIMOTHY E
IPC分类号： G11C11/406 , G11C5/14 , G11C7/04 , G11C7/14 , G11C11/407 , G11C7/00
CPC分类号： G11C11/406 , G11C5/147 , G11C7/04 , G11C11/40626
摘要： A biasing circuit (100) comprising a first circuit (102) and a second circuit (104). The first circuit may be configured to generate a first bias signal (VBIAS) and a second bias signal (VREF). The second bias signal may be defined by a threshold voltage (118) and a first resistance (R). The second circuit may be configured to generate a third bias signal (PCTR) in response to the first and the second bias signals and a second resistance (R1). The third bias signal may have a magnitude that is linearly proportional to absolute temperature (PTAT) and be configured to vary a refresh rate of a memory cell in response to changes in temperature.

6. 发明授权

EP1908077B1 IMPROVED READ MODE FOR FLASH MEMORY 失效转让
标题翻译：改进的读取模式闪存
公开(公告)号：EP1908077B1
公开(公告)日：2009-02-04
申请号：EP06787712.6
申请日：2006-07-17
申请人： Spansion LLC
发明人： CHEN, Hounien , LEONG, Nancy, S.
IPC分类号： G11C16/26
CPC分类号： G11C16/26
摘要： A method for reading a nonvolatile memory array (102) including an array of memory cells (201), each memory cell (201) including a substrate (310), a control gate (328), a charge storage element (322), a source region (202/203) and a drain region (202/203), includes receiving, at an address register (106), a read command including an address for a memory cell (201) in the array (102) of memory cells (201) and an indication regarding whether the read command is a full page read command or a partial page read command (502). A starting address for a page including the received address is identified (504), wherein the page includes multiple rows of memory cells (201) in the array (102) of memory cells (201). The address register (106) is reset to the starting address for the page (506). It is determined whether all memory cells in the page are non-programmed (510). Data indicative of a non-programmed state of the page is output if it is determined that all memory cells in the page are non-programmed (516).

7. 发明公开

EP1966669A2 LOW POWER BANDGAP REFERENCE CIRCUIT WITH INCREASED ACCURACY AND REDUCED AREA CONSUMPTION 审中-公开
标题翻译：以增加的精度和降低的空间消耗低功率 - 带隙参考电路
公开(公告)号：EP1966669A2
公开(公告)日：2008-09-10
申请号：EP06849212.3
申请日：2006-12-13
申请人： CYPRESS SEMICONDUCTOR CORP.
发明人： GEORGESCU, Bogdan I. , GRADINARIU, Iulian C.
IPC分类号： G05F3/30
CPC分类号： G05F3/30
摘要： Bandgap reference (BGR) circuits and methods are described herein for providing high accuracy, low power Bandgap operation when using small, low voltage devices in the analog blocks of the BGR circuit. In some cases, chopped input stabilization and dynamic current matching techniques may be combined to compensate for input voltage offsets in the operational amplifier portion and current offsets in the current mirror portion of the Bandgap circuit. When used together, the chopped stabilization and dynamic current matching techniques provide a significant increase in accuracy, especially when using small, low voltage devices in the analog blocks to reduce layout area and support low power supply operation (e.g., power supply values down to about 1.4 volts and below).

8. 发明公开

EP1856766A4 ANTENNA WITH MULTIPLE FOLDS 审中-公开
标题翻译：具有多个折叠天线
公开(公告)号：EP1856766A4
公开(公告)日：2008-07-23
申请号：EP06720133
申请日：2006-02-01
申请人： CYPRESS SEMICONDUCTOR CORP
发明人： KWAN PHILIP PAK-LIN , BEARD PAUL
IPC分类号： H01Q1/24
CPC分类号： H01Q1/2258 , H01Q1/243 , H01Q1/38 , H01Q9/42 , Y10T29/49016
摘要： A wireless device has a module with a communications port and an antenna electrically coupled to the communications port, the antenna having multiple folds. The antenna has a shunt stub connected to a ground plane and a radiating portion that has multiple folds, or wiggles, allowing good electrical performance to be achieved with a minimal size.

9. 发明公开

EP1596208A1 Capacitance difference detecting circuit and mems sensor 有权转让
标题翻译： Kapazitätsdifferenz-Detektorschaltung和MEMS-Aufnehmer
公开(公告)号：EP1596208A1
公开(公告)日：2005-11-16
申请号：EP05252101.0
申请日：2005-04-04
申请人： FUJITSU LIMITED
发明人： Kitano, Mayo , Moribe, Tsuyoshi , Sumi, Hideki
IPC分类号： G01R27/26 , G01D5/241 , G01C19/56
CPC分类号： G01C19/56 , G01D5/24 , G01P15/125 , G01P2015/084
摘要： Oscillators have capacitors (C1,C2), respectively, whose capacitances change according to an external force and generate first oscillating signals (FA,FB) according to the capacitances. Each of the capacitors is disposed, for example, between a substrate and a mass body that is movably disposed to face the substrate and oscillates in a direction perpendicular to the substrate. A detecting unit (200) detects a relative difference between the capacitances of the capacitors as a difference between frequencies of the first oscillating signals. An angular speed or acceleration applied in a horizontal direction of the substrate is calculated according to the frequency change detected by the detecting unit. Therefore, a capacitance difference detecting circuit and a MEMS sensor that detect a minute change in the capacitances of the two capacitors caused by the external force are formed.
摘要翻译：振荡器分别具有电容（C1，C2），其电容根据外力而变化，并根据电容产生第一振荡信号（FA，FB）。每个电容器例如设置在基板和可移动地设置成面对基板并在垂直于基板的方向上振荡的质量体之间。检测单元（200）将电容器的电容之间的相对差作为第一振荡信号的频率之差检测。根据由检测单元检测到的频率变化来计算在基板的水平方向施加的角速度或加速度。因此，形成检测由外力引起的两个电容器的电容的微小变化的电容差检测电路和MEMS传感器。

10. 发明公开

EP1557682A1 Test mode activation by phase comparison 有权转让
标题翻译： Aktivierung eines Testmodus durch Phasevergleich
公开(公告)号：EP1557682A1
公开(公告)日：2005-07-27
申请号：EP04014038.6
申请日：2004-06-16
申请人： FUJITSU LIMITED
发明人： Saitou, Teruhiko , Ogasawara, Akihiro , Sengoku, Atsuhiro
IPC分类号： G01R31/317
CPC分类号： G01R31/31701
摘要： A semiconductor integrated circuit device (10) has a pair of oscillator terminals (X0, X1) that is respectively provided with two oscillation signals having phases opposite to each other. An oscillator circuit (11) provides an internal circuit with a system clock signal based on the oscillation signals. A mode detection circuit (12) detects that the pair of oscillator terminals is respectively provided with two input signals having the same phase, and provides a test circuit (13) with a detection signal. The test circuit sets a test mode according to the detection signal, and provides the internal circuit with a predetermined test signal. By setting the test mode using a pair of external terminals, an increase in the number of external terminals of the semiconductor integrated circuit device can be prevented.
摘要翻译：半导体集成电路器件（10）具有分别具有彼此相位相位的两个振荡信号的一对振荡器端子（X0，X1）。振荡器电路（11）为内部电路提供基于振荡信号的系统时钟信号。模式检测电路（12）检测该对振荡器端子分别具有相同相位的两个输入信号，并向检测电路（13）提供检测信号。测试电路根据检测信号设置测试模式，并为内部电路提供预定的测试信号。通过使用一对外部端子来设定测试模式，可以防止半导体集成电路器件的外部端子数量的增加。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式