会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明公开
    • Picosecond event timer
    • ZeitmesserfürEreignisse im Picosekundenbereich。
    • EP0547292A1
    • 1993-06-23
    • EP92113443.3
    • 1992-08-06
    • Hewlett-Packard Company
    • Chu, David C.Knotts, Thomas A.
    • G04F10/00G04F10/04
    • G01R29/0273
    • A circuit for time stamping event signals, e.g. zero-crossings, using coarse and fine timers. The fine timer (15) is a circuit section which subdivides a period from a phase-locked ring-oscillator (13) into 2N subparts (39). An event signal is timed by latching a digital representation of a particular subpart. The digital representation of the subpart is an N-bit dual thermometer code (41) which uniquely identifies each subpart with each adjacent subpart differing by only one bit. The subparts are made finer in time quantization than the propagation delay of one active element in the ring oscillator (13) by the use of linear combiner elements (71, 73, 75). The dual thermometer code (41), encoded post-latching into a binary code, forms the "fine" timing part of a binary word representation of the event time. The event (11) also latches the count states of a pair of lead-lag counters (150, 151) in a master-slave configuration counting ring oscillator periods. These counters change states respectively before and after the dual thermometer code turn-overs. Only one reading is chosen for recording as determined by the most significant bit of the fine code. The choice will always find an accurate and stable reading, and reject erroneous readings resulting from reading a counter in transition. The chosen counter reading, encoded to binary, forms the coarse timer (17) for the binary word representation of the event time. The coarse and fine binary words are butt-joinable to form the complete binary timing representation without further arithmetic processing.
    • 用于时间戳事件信号的电路,例如。 过零点,使用粗细和定时器。 精细定时器(15)是将锁相环形振荡器(13)的周期分为2N个子部分(39)的电路部分。 通过锁定特定子部件的数字表示来定时事件信号。 子部件的数字表示是N位双温度计代码(41),其唯一地标识每个子部分,其中每个相邻子部分仅差一位。 通过使用线性组合器元件(71,73,75),子部件在时间量化中比在环形振荡器(13)中的一个有源元件的传播延迟更精细。 编码后锁定成二进制码的双温度计代码(41)形成事件时间的二进制字表示的“精细”定时部分。 事件(11)还在主从配置计数环形振荡器周期中锁存一对超前滞后计数器(150,151)的计数状态。 这些计数器在双温度计代码转换之前和之后分别改变状态。 只有一个读取被选择用于记录,由精细代码的最高有效位确定。 选择将始终找到准确稳定的阅读,并拒绝在转换期间读取计数器导致的错误读数。 编码为二进制的所选计数器读数形成事件时间的二进制字表示的粗定时器(17)。 粗略和精细的二进制字是对接的,以形成完整的二进制定时表示,而无需进一步的算术处理。
    • 2. 发明公开
    • Fully-integrated high-speed interleaved voltage-controlled ring oscillator
    • 完全集成的嵌套布置压控环形振荡器高速
    • EP0964516A1
    • 1999-12-15
    • EP98110073.8
    • 1998-06-03
    • Hewlett-Packard Company
    • Knotts, Thomas A.Stout, CherylWalker, Richard C.
    • H03K3/0231
    • H03K3/0231
    • An interleaved, tunable ring oscillator is disclosed that produces more output phases without resorting to interpolation. The oscillator is inherently symmetrical and suffers from none of the systematic time errors of an interpolator approach. The oscillator stages are interconnected to allow the oscillating frequency to be higher than the conventional limit of 1/(2*N*T D ). Frequency tuning is accomplished by electronically varying the delay of each stage of the ring oscillator. A mixer cell performs a weighted sum of a first input and a second delayed input. The delay ranges from the delay of the mixer itself to the sum of the delays of the mixer and the delay cell.
    • 的交错,可调环形振荡器是圆盘游离缺失确实可生产多个输出相,而不诉诸插值。 振荡器本质上是对称的,从没有插值方法的系统时间误差的缺点。 振荡器级相互连接以允许所述振荡频率为大于1 /(2 * N * TD)的常规限值高。 频率调谐是通过改变环形振荡器的每一级的延迟电完成。 混频器单元执行第一输入和第二延迟的输入的加权和。 延迟范围从混合器本身的到混频器和所述延迟单元的延迟的总和的延迟。