会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 81. 发明公开
    • ADAPTIVE OPTICAL RECEIVING DEVICE AND THE METHOD THEREOF
    • 自适应光接收机,及其方法
    • EP1830491A4
    • 2008-01-23
    • EP04802415
    • 2004-12-01
    • ZTE CORP
    • SHU HUADE
    • H04B10/66
    • H04B10/66
    • The present invention discloses an adaptive optical receiving device and the method thereof. Said adaptive optical receiving device includes: first and second limiting amplifiers for amplifying the smaller amplitude signal of receiving signal and shaping for output respectively; first and second clock data recovery circuits for extracting data and clock from the output signal of the first and second limiting amplifiers respectively; first and second demodulators and signal quality detection circuits for real time detecting the signal quality of the output signal of first and second clock data recovery circuits; nonloss rearrangement unit for selecting one main path based on the signal quality of the first and second DEMUX and signal quality detection circuits taking the other path as the standby path, and switching between the main path and standby path according to the control signal; a control unit for controlling every components in the main path and nonloss rearrangement unit and controlling every components in the main path to real time optimize the signal of this path.
    • 86. 发明公开
    • Clock recovery circuit and method for optical receiver
    • Taktrückgewinnungsschaltungund Verfahrenfüreinen digitalen optischenEmpfänger。
    • EP1819070A1
    • 2007-08-15
    • EP06290243.2
    • 2006-02-09
    • Alcatel Lucent
    • Bülow, Henning
    • H04B10/158H04L7/00
    • H04L7/0075H04B10/66H04L7/027H04L7/033
    • A clock recovery circuit (1a) for a digital signal (DS) comprising a clock signal and a high-frequency jitter component due to polarisation scrambling in the optical domain.
      The proposed clock recovery circuit comprises:
      - a first clock recovery sub-circuit (5) adapted to generate a first auxiliary clock signal (CS1) with said high-frequency jitter component at least partly removed,
      - a second clock recovery sub-circuit (6) adapted to generate a second auxiliary clock signal (CS2) still comprising said high-frequency jitter component,
      - a phase comparator (7) connected with the first and second clock recovery sub-circuits and adapted to compare respective phases of the first and second auxiliary clock signals to produce a high-frequency jitter signal (JS, JS') depending on a phase difference between the first and second auxiliary clock signals, and
      - a phase modulator (8) connected with the first clock recovery sub-circuit and the phase comparator and adapted to modulate a phase of the first auxiliary clock signal with the high-frequency jitter signal to generate a recovered clock signal (CS).
      The above-described circuit provides distortion and jitter tolerant clock recovery for optical receivers.
    • 一种用于数字信号(DS)的时钟恢复电路(1a),包括由于光域中的偏振加扰引起的时钟信号和高频抖动分量。 所提出的时钟恢复电路包括: - 第一时钟恢复子电路(5),适于产生具有至少部分去除的所述高频抖动分量的第一辅助时钟信号(CS1), - 第二时钟恢复子电路 6),其适于产生仍然包括所述高频抖动分量的第二辅助时钟信号(CS2), - 与所述第一和第二时钟恢复子电路连接的相位比较器(7),并且适于比较所述第一和第 第二辅助时钟信号,以根据第一和第二辅助时钟信号之间的相位差产生高频抖动信号(JS,JS'),以及 - 与第一时钟恢复子电路连接的相位调制器(8)和 相位比较器,并且适于利用高频抖动信号来调制第一辅助时钟信号的相位,以产生恢复的时钟信号(CS)。 上述电路为光接收机提供失真和抖动容忍时钟恢复。