专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明公开

EP2385626A1 Reducing instantaneous voltage droop during a scan shift operation 审中-公开
标题翻译：阿尔瓦斯特·乌姆斯卡尔沃尔冈（Abtast-Umschaltvorgangs）
公开(公告)号：EP2385626A1
公开(公告)日：2011-11-09
申请号：EP10174922.4
申请日：2010-09-01
申请人： LSI Corporation
发明人： Devta Prasanna, Narendra , Goel, Sandeep Kumar , Gunda, Arun K.
IPC分类号： H03K3/015 , G01R31/3185
CPC分类号： H03K3/015 , G01R31/318552 , G01R31/318594
摘要： A system and device for reducing instantaneous voltage droop (IVD) during a scan shift operation is disclosed. In one embodiment, a system includes a first group of clock gating cells (102A) configured to receive an input clock signal (138) and a first group of flip-flops (104A) coupled to the first group of clock gating cells. Each clock gating cell of the first group of clock gating cells includes a first delay element (116A) to delay the input clock signal by a first duration during a scan shift operation. The system also includes a second group of clock gating cells (102B) configured to receive the input clock signal, and a second group of flip-flops (104B) coupled to the second group of clock gating cells. Each clock gating cell of the second group of clock gating cells includes a second delay element (132A) to delay the input clock signal by a second duration during the scan shift operation.
摘要翻译：公开了一种用于在扫描移位操作期间减小瞬时电压下降（IVD）的系统和装置。在一个实施例中，系统包括被配置为接收输入时钟信号（138）的第一组时钟门控单元（102A）和耦合到第一组时钟门控单元的第一组触发器（104A）。第一组时钟门控单元的每个时钟门控单元包括在扫描移位操作期间将输入时钟信号延迟第一持续时间的第一延迟元件（116A）。该系统还包括被配置为接收输入时钟信号的第二组时钟门控单元（102B）和耦合到第二组时钟门控单元的第二组触发器（104B）。第二组时钟门控单元的每个时钟门控单元包括在扫描移位操作期间将输入时钟信号延迟第二持续时间的第二延迟元件（132A）。

52. 发明公开

EP2378424A2 Locating and correcting corrupt data or syndrome blocks 审中-公开
标题翻译： Lokalisieurng und Berichtigung von korrupten Daten oderSyndromblöcken
公开(公告)号：EP2378424A2
公开(公告)日：2011-10-19
申请号：EP11150979.0
申请日：2011-01-14
申请人： LSI Corporation
发明人： Segura, Theresa L. , Batwara, Ashish , Lomelino, William G.
IPC分类号： G06F11/10
CPC分类号： G06F11/1076 , G06F2211/1057
摘要： Disclosed is a method and system of determining a data block of a RAID level 6 stripe that has corrupted or incorrect data. For each data block of the stripe, a reconstructed data block is created using the other data blocks and the P syndrome data block. The reconstructed data block and the other data blocks are used to create a new Q syndrome data block. The new Q syndrome data block and the stored Q syndrome data block are compared. If the new Q syndrome data block and the stored Q syndrome data block match, the data block is marked as being suspected as having corrupted or incorrect data. This process is repeated for every data block in the stripe. If there is only a single suspected data block, the reconstructed data block is stored as a replacement of the suspect data block in the stripe.
摘要翻译：公开了一种确定具有损坏或不正确数据的RAID级别6条带的数据块的方法和系统。对于条带的每个数据块，使用其他数据块和P校正子数据块来创建重建的数据块。重建的数据块和其他数据块用于创建新的Q校验数据块。比较新的Q校正数据块和存储的Q校验数据块。如果新的Q校验数据块和存储的Q校验数据块匹配，则数据块被标记为具有已损坏或不正确的数据。对条带中的每个数据块重复此过程。如果只有一个可疑的数据块，则重建的数据块被存储为条带中的可疑数据块的替换。

53. 发明公开

EP2365439A1 System and method for optimizing redundancy restoration in distributed data layout environments 审中-公开
标题翻译：系统和Verfahren zur Optimierung der Redundanzwiederherstellung在verteilten Datenlayoutumgebungen
公开(公告)号：EP2365439A1
公开(公告)日：2011-09-14
申请号：EP10251283.7
申请日：2010-07-16
申请人： LSI Corporation
发明人： Spry, Andrew , Kidney, Kevin
IPC分类号： G06F11/10
CPC分类号： G06F11/1092
摘要： The present disclosure is directed to a system (100) and a method for optimizing redundancy restoration in distributed data layout environments. The system (100) may include a plurality of storage devices (102) configured for providing data storage. The system may include a prioritization module (210) communicatively coupled to the plurality of storage devices (102). The prioritization module (210) may be configured for determining a restoration order of at least a first data portion and a second data portion (602) when a critical data failure occurs. The system may include a restoration module (212) communicatively coupled to the plurality of storage devices (102) and the prioritization module (210), the restoration module (212) configured for restoring at least the first data portion and the second data portion based upon the restoration order.
摘要翻译：本公开涉及一种用于优化分布式数据布局环境中的冗余恢复的系统（100）和方法。系统（100）可以包括被配置为提供数据存储的多个存储设备（102）。系统可以包括通信地耦合到多个存储设备（102）的优先级模块（210）。优先化模块（210）可以被配置为当发生关键数据故障时确定至少第一数据部分和第二数据部分（602）的恢复顺序。所述系统可以包括可通信地耦合到所述多个存储设备（102）和所述优先级模块（210）的恢复模块（212），所述恢复模块（212）被配置为至少恢复所述第一数据部分和所述第二数据部分恢复秩序。

54. 发明公开

EP2361432A1 METHODS AND APPARATUS FOR DETECTING A SYNCMARK IN A HARD DISK DRIVE 审中-公开
标题翻译：方法和设备SYNCHMARK在硬质驱动器检测
公开(公告)号：EP2361432A1
公开(公告)日：2011-08-31
申请号：EP08876525.0
申请日：2008-12-23
申请人： LSI Corporation
发明人： LEE, Yuan, Xing , SAI, Fuminori , YANG, Shaohua
IPC分类号： G11B20/10 , G11B20/12 , G11B20/14 , G11B27/30
CPC分类号： G11B20/10009 , G11B5/596 , G11B20/1217 , G11B20/1403 , G11B20/1426 , G11B27/3027 , G11B2020/1287 , G11B2020/1476 , G11B2220/20
摘要： Methods and apparatus are provided for detecting a syncMark in a read channel, such as a hard disk drive. A syncMark is detected in a sector in an iterative read channel by obtaining a sector signal from a storage media, the sector signal comprising a first syncMark, data and a second syncMark substantially at an end of the sector; determining whether the first syncMark is detected in the sector signal; searching for the second syncMark if the first syncMark is not detected in the sector signal; and detecting and decoding the sector signal based on a detection of the second syncMark. The second syncMark may be positioned, for example, following data in the sector signal. The second syncMark can be searched for in a window within the signal sector that is based on an estimated location of the first syncMark.

55. 发明公开

EP2354919A2 System and method for QoS-based storage tiering and migration technique 审中-公开
标题翻译： System und Verfahren zur QoS-basierten Speichertierung und Migrationstechnik
公开(公告)号：EP2354919A2
公开(公告)日：2011-08-10
申请号：EP10251355.3
申请日：2010-07-30
申请人： LSI Corporation
发明人： Balasubramanian, Sridhar , Fugate, Kenneth J.
IPC分类号： G06F3/06
CPC分类号： G06F3/065 , G06F3/061 , G06F3/0647 , G06F3/0649 , G06F3/0685 , G06F11/3409 , G06F11/3485 , G06F2201/81
摘要： The present invention is directed to a method for providing Quality Of Service (QoS)-based storage tiering and migration in a storage system. The method allows for configurable application data latency thresholds to be set on a per user basis and/or a per application basis so that a storage tiering mechanism and/or a storage migrating mechanism may be triggered for moving application data to a different class of storage.
摘要翻译：本发明涉及一种用于在存储系统中提供基于服务质量（QoS）的存储分层和迁移的方法。该方法允许在每个用户和/或每个应用的基础上设置可配置的应用数据等待时间阈值，使得可以触发存储分层机制和/或存储迁移机制以将应用数据移动到不同类别的存储。

56. 发明公开

EP2315402A1 Automatic de-emphasis setting for driving capacitive backplane 审中-公开
标题翻译：自动化工程机械设备制造商Rückwandplatine
公开(公告)号：EP2315402A1
公开(公告)日：2011-04-27
申请号：EP10186902.2
申请日：2010-10-07
申请人： LSI Corporation
发明人： Fratti, Roger , Daugherty, Dwight
IPC分类号： H04L25/02
CPC分类号： H04L25/0288 , H04L25/03343
摘要： In described embodiments, automatic de-emphasis setting is provided for driving a capacitive backplane. Line impedance and line length of a transmission (TX) device are measured that form a load impedance of a driver. For some exemplary embodiments, the line impedance is predominantly a line capacitance, and such embodiments detect this capacitance. Measured line impedance is converted to a control signal (such as, for example, a three bit digital control signal) which automatically sets the de-emphasis of the TX stage. With the amount of capacitance and the length of the transmission line, the appropriate de-emphasis settings might be determined, and such de-emphasis setting be applied by the transmitter to the driver to compensate for transmission line effects.
摘要翻译：在所描述的实施例中，提供用于驱动电容背板的自动去加重设置。测量形成驱动器的负载阻抗的传输（TX）设备的线路阻抗和线路长度。对于一些示例性实施例，线路阻抗主要是线路电容，并且这些实施例检测该电容。测量的线路阻抗被转换为自动设置TX级的去加重的控制信号（例如，三位数字控制信号）。利用电容量和传输线的长度，可以确定适当的去加重设置，并且这种去加重设置由发射机应用于驱动器以补偿传输线效应。

57. 发明公开

EP2308053A1 METHOD AND APPARATUS FOR WRITE-SIDE INTERCELL INTERFERENCE MITIGATION IN FLASH MEMORIES 审中-公开
标题翻译：方法和设备单元之间的FLASH STORE干扰写，边减速
公开(公告)号：EP2308053A1
公开(公告)日：2011-04-13
申请号：EP09774392.6
申请日：2009-06-30
申请人： LSI Corporation
发明人： HARATSCH, Erich, F. , IVKOVIC, Milos , KRACHKOVSKY, Victor , MILADINOVIC, Nenad , VITYAEV, Andrei , YEN, Johnson
IPC分类号： G11C16/10 , G11C11/56
CPC分类号： G11C16/3427 , G06F11/1072 , G11C5/00 , G11C7/02 , G11C7/1006 , G11C11/5628 , G11C11/5642 , G11C16/10 , G11C16/3418
摘要： Methods and apparatus are provided for write-side intercell interference mitigation in flash memories. A flash memory device is written by obtaining program data to be written to at least one target cell in the flash memory; obtaining one or more bits of program data for at least one aggressor cell to be programmed later than the target cell: and precompensating for intercell interference for the target cell by generating precompensated program values. The aggressor cells comprise one or more cells adjacent to the target cell, such as adjacent cells in a same wordline as the target cell and/or cells in an upper or lower adjacent wordline to the target cell. The precompensated program values for the target cell are optionally provided to the flash memory.
摘要翻译：在闪速存储器提供用于读出侧的小区间干扰抑制方法和装置。快闪存储器装置是通过获取用于至少一个目标单元的读取值读取; 获得存储在至少一个入侵单元表示电压的值没有目标小区后所编程; 用于从所述至少一个入侵单元中的目标小区确定性采矿间干扰; 并获得新的读取值可以做到通过去除的至少一个目标单元的读取值确定性开采小区间干扰补偿小区间干扰。新的读取值可以选择性地提供给解码器。在迭代实现中，一个或多个小区间干扰抑制参数可以如果解码错误的发生来调节。

58. 发明公开

EP2301313A1 CUSTOMER REPLACEABLE UNIT DRIVE ISOLATOR 审中-公开
标题翻译：客户可再生部的驱动隔离器
公开(公告)号：EP2301313A1
公开(公告)日：2011-03-30
申请号：EP08821093.5
申请日：2008-09-02
申请人： LSI Corporation
发明人： SCHERF-SMITH, Tanja , WEBER, Ethan
IPC分类号： H05K7/00
CPC分类号： G11B33/124
摘要： Disclosed is a customer replaceable unit that uses an overmolded plastic to isolate the disk drive from the customer replaceable unit frame. By isolating the disk drive from the customer replaceable unit frame, input/output operations are not disrupted as a result of vibration and shocks from the chassis in which the customer replaceable unit is inserted.

59. 发明公开

EP2300932A1 SYSTEM FOR INJECTING PROTOCOL SPECIFIC ERRORS DURING THE CERTIFICATION OF COMPONENTS IN A STORAGE AREA NETWORK 审中-公开
标题翻译：系统，用于馈送协议特定错误成分的存储网络中的认证过程中
公开(公告)号：EP2300932A1
公开(公告)日：2011-03-30
申请号：EP08795506.8
申请日：2008-08-21
申请人： Lsi Corporation
发明人： JIBBE, Mahmoud , PALANISAMY, Prakash
IPC分类号： G06F15/173
CPC分类号： G06F11/1076 , H04L43/50
摘要： An apparatus comprising an initiator circuit and a target circuit. The initiator circuit may be configured to (i) communicate with a network through a first interface and (ii) generate testing sequences to be sent to the network. The target circuit may be configured to (i) receive the testing sequences from the network through a second network interface and (ii) respond to the testing sequences.

60. 发明公开

EP2288992A1 DISTRIBUTED CACHE SYSTEM IN A DRIVE ARRAY 审中-公开
标题翻译：在驱动器阵列的分布式缓存系统
公开(公告)号：EP2288992A1
公开(公告)日：2011-03-02
申请号：EP08754544.8
申请日：2008-05-19
申请人： LSI Corporation
发明人： JIBBE, Mahmoud , KANNAN, Senthil
IPC分类号： G06F12/00
CPC分类号： G06F12/0873 , G06F12/0897 , G06F2212/261 , G06F2212/283
摘要： An apparatus comprising a drive array, a first cache circuit, a plurality of second cache circuits and a controller. The drive array may comprise a plurality of disk drives. The plurality of second cache circuits may each be connected to a respective one of the disk drives. The controller may be configured to (i) control read and write operations of the disk drives, (ii) read and write information from the disk drives to the first cache, (iii) read and write information to the second cache circuits, and (iv) control reading and writing of information directly from one of the disk drives to one of the second cache circuits.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式