会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 32. 发明公开
    • Delay measuring circuit
    • Verzögerungsmessschaltung。
    • EP0425303A2
    • 1991-05-02
    • EP90311759.6
    • 1990-10-26
    • AT&T GLOBAL INFORMATION SOLUTIONS INTERNATIONAL INC.
    • van Driest, HansKruithof, Richardvan Bokhorst, Hendrik
    • G01R31/18
    • G01R25/08G01R29/0273
    • In a delay measuring circuit (10), an input clock signal (13) is applied to a multitapped delay line (14), the output taps of which are connected to a switch (26) which selects one of the switch inputs for connection to a phase comparator (34) which compares the input clock signal (13), delayed in a delay device (38) to compensate for the delay inherent in the switch (26), with the output of the switch (26). The input clock signal is also applied to a counter (22), and when the phase comparator (34) detects a phase match, the counter value is stored in a latch (32), the counter 122) is reset to a predetermined value, and the counting procedure resumed. The latch (32) thus always stores a value dependent on the delay of an individual delay cell (16-1 to 16-N). This stored value can be applied to various uses, such as in a timing watchdog circuit or for generating accurate delays.
    • 在延迟测量电路(10)中,输入时钟信号(13)被施加到多重延迟延迟线(14),其输出抽头连接到开关(26),开关(26)选择用于连接到 相位比较器(34),其比较在延迟装置(38)中延迟的输入时钟信号(13),以补偿开关(26)中固有的延迟与开关(26)的输出。 输入时钟信号也被施加到计数器(22),当相位比较器(34)检测到相位匹配时,计数器值被存储在锁存器(32)中,计数器122被复位到预定值, 计数程序恢复。 因此,锁存器(32)总是存储取决于单个延迟单元(16-1至16-N)的延迟的值。 该存储值可以应用于各种用途,例如在定时看门狗电路中或用于产生准确的延迟。
    • 34. 发明公开
    • Integrated circuit with clock generator circuit
    • Integrierte Schaltung mit Taktgeberschaltung。
    • EP0355466A2
    • 1990-02-28
    • EP89113871.1
    • 1989-07-27
    • MOTOROLA, INC.
    • McDermott, Mark W.Fourcroy, Antone L.
    • G06F1/04G01R29/027
    • H03L7/14G01R29/0273G06F1/04
    • A microprocessor (10) or other integrated circuit including a clock generator circuit which is dependent on an externally-provided reference signal (XTALCLK) includes the capability of detecting the loss of this externally-provided reference signal and producing an alternate clock signal despite the loss of the reference. In a particular embodiment, the clock generator comprises a phase locked loop frequency synthesizer (23-27) which normally relies on an external crystal oscillator for its reference frequency signal. The generator includes a circuit (22) for detecting abnormalities in the crystal signal and switching the voltage controlled oscillator of the frequency synthesizer to an internally-generated reference voltage. In the particular embodiment, the clock generator is also capable of producing a reset signal in response to the loss of the reference signal.
    • 包括依赖于外部提供的参考信号(XTALCLK)的时钟发生器电路的微处理器(10)或其他集成电路包括检测该外部提供的参考信号的损耗并产生替代时钟信号的能力,尽管损失 的参考。 在特定实施例中,时钟发生器包括一个通常依靠外部晶体振荡器作为参考频率信号的锁相环频率合成器(23-27)。 发生器包括用于检测晶体信号中的异常并将频率合成器的压控振荡器切换到内部产生的参考电压的电路(22)。 在特定实施例中,时钟发生器还能够响应于参考信号的丢失而产生复位信号。