会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明专利
    • ANALOG INTEGRATOR OF DIGITAL SYSTEM
    • JPH09321625A
    • 1997-12-12
    • JP13731396
    • 1996-05-31
    • MEIDENSHA ELECTRIC MFG CO LTD
    • SATO MAKOTO
    • G06J3/00H03M1/12
    • PROBLEM TO BE SOLVED: To reduce an integrated error by averaging received data and preceding received data for each arithmetic period. SOLUTION: An analog signal is sampled for each arithmetic period and the sampled signal is A/D-converted. Every time an arithmetic period timer is set, this value X1 of A/D-converted data is stored in a 1st memory and a preceding value X2 is stored in a 2nd memory (S2, S3), a mean value M of the X1, X2 is calculated (S4), and the obtained mean values M are integrated sequentially to obtain an integrated value S (S5). In the case of integrating the A/D-converted data without any arithmetic operation, let an arithmetic period be T, let a preceding value be A, and let this value be A+d, then the integrated preceding value is T.A, and the integrated this value is T.A+T.d, which is a stepwise value and an error is produced. However, the averaged value of the integrated this value M is T.A+T.d/2, resulting that the stepwise value is corrected by a slant component T.d/2. Thus, the integrated value S with a small error is obtained by integrating the mean values M sequentially.