专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07623658B2 Method and system for implementing the A5/3 encryption algorithm for GSM and EDGE compliant handsets 失效
标题翻译：用于实现GSM和EDGE兼容手机的A5 / 3加密算法的方法和系统
公开(公告)号：US07623658B2
公开(公告)日：2009-11-24
申请号：US10924214
申请日：2004-08-23
申请人： Ruei-Shiang Suen , Srinivasan Surendran
发明人： Ruei-Shiang Suen , Srinivasan Surendran
IPC分类号： H04L9/00 , H04K9/00 , H04L9/28
CPC分类号： H04L9/065 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for implementing the A5/3 encryption algorithm for GSM and EDGE compliant handsets are provided. Input variables may be initialized in a keystream generator and an intermediate value may be generated with a cipher key parameter and a key modifier. A number of processing blocks of output bits may be determined based on a number of bits in an output keystream. The processing blocks of output bits may be generated utilizing a KASUMI operation and may be based on an immediately previous processing block of output bits, the intermediate value, and an indication of the processing block of output bits being processed. The processing blocks of output bits may be generated after an indication that an immediately previous processing block of output bits is available and may be grouped into two final blocks of output bits in the output keystream.
摘要翻译：在无线通信系统中，提供了实现用于GSM和EDGE的手机的A5 / 3加密算法的方法和系统。可以在密钥流生成器中初始化输入变量，并且可以使用密钥参数和密钥修饰符生成中间值。可以基于输出密钥流中的比特数来确定多个输出比特的处理块。可以使用KASUMI操作来生成输出位的处理块，并且可以基于正在处理的输出位，中间值和输出位的处理块的紧接在前的前一个处理块。输出比特的处理块可以在输出比特的紧前一个前一个处理块可用并且可以被分组成输出密钥流中的两个最终输出比特块的指示之后生成。

2. 发明申请

US20060013391A1 Method and system for implementing FO function in KASUMI algorithm for accelerating cryptography in GSM/GPRS/EDGE compliant handsets 失效
标题翻译：用于在GSM / GPRS / EDGE兼容手机中加速加密的KASUMI算法中实现FO功能的方法和系统
公开(公告)号：US20060013391A1
公开(公告)日：2006-01-19
申请号：US10923954
申请日：2004-08-23
申请人： Ruei-Shiang Suen , Srinivasan Surendran
发明人： Ruei-Shiang Suen , Srinivasan Surendran
IPC分类号： H04N7/167
CPC分类号： H04L9/0625 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for implementing an FO function in a KASUMI algorithm for accelerating cryptography in GSM/GPRS/EDGE compliant handsets are provided. An efficient implementation of the FO function may comprise circuitry provided for a pipeline state machine, an FI function, a controller, a pipe register, and an XOR operation. Signals may be generated to control each round of FI processing and to indicate when each round is complete. The pipeline state machine may provide data input and subkey to the FI function for processing. A first and a second round FI processing outputs may be transferred to the pipe register. The second round output may be clocked from the pipe register to generate a portion of the FO function output and may also be XORed with a third round output of FI processing to generate the remaining portion of the FO function output.
摘要翻译：在无线通信系统中，提供了用于在GSM / GPRS / EDGE兼容手机中加速加密的KASUMI算法中实现FO功能的方法和系统。 FO功能的有效实施可以包括为流水线状态机提供的电路，FI功能，控制器，管道寄存器和XOR操作。可以生成信号以控制每轮FI处理并且指示何时每轮完成。流水线状态机可以向FI功能提供数据输入和子密钥进行处理。第一和第二轮FI处理输出可以传送到管道寄存器。第二轮输出可以从管道寄存器计时，以产生FO功能输出的一部分，并且还可以用FI处理的第三轮输出进行异或，以产生FO功能输出的剩余部分。

3. 发明申请

US20060039553A1 Method and system for implementing the A5/3 encryption algorithm for GSM and EDGE compliant handsets 失效
公开(公告)号：US20060039553A1
公开(公告)日：2006-02-23
申请号：US10924214
申请日：2004-08-23
申请人： Ruei-Shiang Suen , Srinivasan Surendran
发明人： Ruei-Shiang Suen , Srinivasan Surendran
IPC分类号： H04L9/28
CPC分类号： H04L9/065 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for implementing the A5/3 encryption algorithm for GSM and EDGE compliant handsets are provided. Input variables may be initialized in a keystream generator and an intermediate value may be generated with a cipher key parameter and a key modifier. A number of processing blocks of output bits may be determined based on a number of bits in an output keystream. The processing blocks of output bits may be generated utilizing a KASUMI operation and may be based on an immediately previous processing block of output bits, the intermediate value, and an indication of the processing block of output bits being processed. The processing blocks of output bits may be generated after an indication that an immediately previous processing block of output bits is available and may be grouped into two final blocks of output bits in the output keystream.

4. 发明授权

US07869590B2 Method and system for hardware accelerator for implementing f9 integrity algorithm in WCDMA compliant handsets 有权
标题翻译：用于在WCDMA兼容手机中实现f9完整性算法的硬件加速器的方法和系统
公开(公告)号：US07869590B2
公开(公告)日：2011-01-11
申请号：US11103705
申请日：2005-04-12
申请人： Srinivasan Surendran , Ruei-Shiang Suen
发明人： Srinivasan Surendran , Ruei-Shiang Suen
IPC分类号： H04K1/00 , H04L9/00 , H04L9/28
CPC分类号： H04L9/0625 , H04L9/3242 , H04L2209/125 , H04L2209/24 , H04L2209/38 , H04L2209/80
摘要： In a wireless communication system, a method and system for a hardware accelerator for implementing the f9 integrity algorithm in WCDMA compliant handsets are provided. Intermediate variables may be initialized in an integrity function and a first processing block of bits and at least one additional processing block of bits may be generated for the integrity function from a padded string generated from input variables. Values for a first and a second processing variable may be generated for each processing stage based on a corresponding processing block of bits and on immediately generated previous first and second processing values. The first processing value may be generated utilizing a KASUMI operation after an indication that an immediately previous generated first processing value is available. An authentication code may be generated based on a last of the second processing values and a modified integrity key.
摘要翻译：在无线通信系统中，提供了一种用于在WCDMA兼容手机中实现f9完整性算法的硬件加速器的方法和系统。可以在完整性函数中初始化中间变量，并且可以从从输入变量生成的填充字符串为完整性函数生成位的第一处理块和位的至少一个附加处理块。可以基于相应的位的处理块和立即生成的先前的第一和第二处理值，为每个处理级产生第一和第二处理变量的值。可以在紧接着之前生成的第一处理值可用的指示之后利用KASUMI操作来生成第一处理值。可以基于最后的第二处理值和修改的完整性密钥来生成认证码。

5. 发明授权

US07760874B2 Method and system for implementing FI function in KASUMI algorithm for accelerating cryptography in GSM/GPRS/EDGE compliant handsets 失效
标题翻译：用于在GSM / GPRS / EDGE兼容手机中加速加密的KASUMI算法中实现FI功能的方法和系统
公开(公告)号：US07760874B2
公开(公告)日：2010-07-20
申请号：US10924219
申请日：2004-08-23
申请人： Ruei-Shiang Suen , Srinivasan Surendran
发明人： Ruei-Shiang Suen , Srinivasan Surendran
IPC分类号： H04L9/28 , H04L9/06 , H04K1/00
CPC分类号： H04L9/0625 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for implementing an FI function in a KASUMI algorithm for accelerating cryptography in GSM/GPRS/EDGE compliant handsets are provided. An efficient implementation of the FI function may comprise a first substitution stage and a second substitution stage, where a 9-bit substitution circuit and a 7-bit substitution circuit may be used in each of the stages. A pipe register may be used to transfer and zero-extend an input to the 7-bit substitution circuit for processing with an output of the 9-bit substitution circuit. A first multiplexer and a second multiplexer may be used to select the inputs for the substitution circuits at each one of the substitution stages. A third multiplexer and a fourth multiplexer may be used to select subkeys for encryption during the first substitution stage and zero value signals during the second substitution stage.
摘要翻译：在无线通信系统中，提供了一种用于在KASUMI算法中实现FI功能的方法和系统，用于在GSM / GPRS / EDGE兼容手机中加速加密。 FI功能的有效实现可以包括第一替换阶段和第二替换阶段，其中可以在每个阶段中使用9位替换电路和7位替换电路。可以使用管道寄存器来将输入传递和零扩展到7位替换电路，以便用9位替代电路的输出进行处理。可以使用第一多路复用器和第二多路复用器在每个替代级选择替代电路的输入。可以使用第三多路复用器和第四多路复用器来选择在第一替换阶段期间进行加密的子密钥和在第二替换阶段期间的零值信号。

6. 发明申请

US20060177050A1 Method and system for hardware accelerator for implementing f8 confidentiality algorithm in WCDMA compliant handsets 失效
公开(公告)号：US20060177050A1
公开(公告)日：2006-08-10
申请号：US11053099
申请日：2005-02-08
申请人： Srinivasan Surendran , Ruei-Shiang Suen
发明人： Srinivasan Surendran , Ruei-Shiang Suen
IPC分类号： H04L9/28
CPC分类号： H04L9/0662 , H04L9/0625 , H04L63/0428 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for hardware accelerator for implementing the f8 confidentiality algorithm in WCDMA compliant handsets are provided. Input variables may be initialized in a keystream generator and an intermediate value may be generated with a confidentiality key parameter and a key modifier. The number of processing blocks of output bits may be based on the length of the input bitstream. The processing blocks of output bits may be generated utilizing a KASUMI operation and may be based on an immediately previous processing block of output bits, the intermediate value, and an indication of the current processing block of output bits. The processing blocks of output bits may be generated after an indication that an immediately previous processing block of output bits is available. The keystream generator may indicate when a first and any additional processing blocks of output bits have been determined.

7. 发明申请

US20060013388A1 Method and system for implementing FI function in KASUMI algorithm for accelerating cryptography in GSM/GPRS/EDGE compliant handsets 失效
标题翻译：用于在GSM / GPRS / EDGE兼容手机中加速加密的KASUMI算法中实现FI功能的方法和系统
公开(公告)号：US20060013388A1
公开(公告)日：2006-01-19
申请号：US10924219
申请日：2004-08-23
申请人： Ruei-Shiang Suen , Srinivasan Surendran
发明人： Ruei-Shiang Suen , Srinivasan Surendran
IPC分类号： H04L9/28
CPC分类号： H04L9/0625 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for implementing an FI function in a KASUMI algorithm for accelerating cryptography in GSM/GPRS/EDGE compliant handsets are provided. An efficient implementation of the FI function may comprise a first substitution stage and a second substitution stage, where a 9-bit substitution circuit and a 7-bit substitution circuit may be used in each of the stages. A pipe register may be used to transfer and zero-extend an input to the 7-bit substitution circuit for processing with an output of the 9-bit substitution circuit. A first multiplexer and a second multiplexer may be used to select the inputs for the substitution circuits at each one of the substitution stages. A third multiplexer and a fourth multiplexer may be used to select subkeys for encryption during the first substitution stage and zero value signals during the second substitution stage.
摘要翻译：在无线通信系统中，提供了一种用于在KASUMI算法中实现FI功能的方法和系统，用于在GSM / GPRS / EDGE兼容手机中加速加密。 FI功能的有效实现可以包括第一替换阶段和第二替换阶段，其中可以在每个阶段中使用9位替换电路和7位替换电路。可以使用管道寄存器来将输入传递和零扩展到7位替换电路，以便用9位替代电路的输出进行处理。可以使用第一多路复用器和第二多路复用器在每个替代级选择替代电路的输入。可以使用第三多路复用器和第四多路复用器来选择在第一替换阶段期间进行加密的子密钥和在第二替换阶段期间的零值信号。

8. 发明授权

US07688972B2 Method and system for implementing FO function in KASUMI algorithm for accelerating cryptography in GSM (global system for mobile communication)GPRS (general packet radio service)edge(enhanced data rate for GSM evolution) compliant handsets 失效
标题翻译：用于在GSM（全球移动通信系统）中加速加密的KASUMI算法中的FO功能的方法和系统用于GSM（通用分组无线电业务）边缘（用于GSM演进的增强数据速率）的手持机
公开(公告)号：US07688972B2
公开(公告)日：2010-03-30
申请号：US10923954
申请日：2004-08-23
申请人： Ruei-Shiang Suen , Srinivasan Surendran
发明人： Ruei-Shiang Suen , Srinivasan Surendran
IPC分类号： H04K1/00 , H04L9/00 , H04L9/28
CPC分类号： H04L9/0625 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for implementing an FO function in a KASUMI algorithm for accelerating cryptography in GSM/GPRS/EDGE compliant handsets are provided. An efficient implementation of the FO function may comprise circuitry provided for a pipeline state machine, an FI function, a controller, a pipe register, and an XOR operation. Signals may be generated to control each round of FI processing and to indicate when each round is complete. The pipeline state machine may provide data input and subkey to the FI function for processing. A first and a second round FI processing outputs may be transferred to the pipe register. The second round output may be clocked from the pipe register to generate a portion of the FO function output and may also be XORed with a third round output of FI processing to generate the remaining portion of the FO function output.
摘要翻译：在无线通信系统中，提供了用于在GSM / GPRS / EDGE兼容手机中加速加密的KASUMI算法中实现FO功能的方法和系统。 FO功能的有效实施可以包括为流水线状态机提供的电路，FI功能，控制器，管道寄存器和XOR操作。可以生成信号以控制每轮FI处理并且指示何时每轮完成。流水线状态机可以向FI功能提供数据输入和子密钥进行处理。第一和第二轮FI处理输出可以传送到管道寄存器。第二轮输出可以从管道寄存器计时，以产生FO功能输出的一部分，并且还可以用FI处理的第三轮输出进行异或，以产生FO功能输出的剩余部分。

9. 发明授权

US07627115B2 Method and system for implementing the GEA3 encryption algorithm for GPRS compliant handsets 失效
标题翻译：实现用于GPRS兼容手机的GEA3加密算法的方法和系统
公开(公告)号：US07627115B2
公开(公告)日：2009-12-01
申请号：US10924177
申请日：2004-08-23
申请人： Ruei-Shiang Suen , Srinivasan Surendran
发明人： Ruei-Shiang Suen , Srinivasan Surendran
IPC分类号： H04L9/00
CPC分类号： H04L9/0625 , H04L9/065 , H04L2209/125 , H04L2209/24 , H04L2209/80 , H04W12/02
摘要： In a wireless communication system, a method and system for implementing the GEA3 encryption algorithm for GPRS compliant handsets are provided. An intermediate value may be generated based on initialized input variables, a cipher key and a key modifier. A first processing block of output bits may be generated by a keystream generator from the intermediate value, the cipher key, and an indication of the processing block of output bits being processed. Additional processing blocks of output bits may also be generated by the keystream generator based on an immediately previous processing block of output bits, the intermediate value, the cipher key, and an indication of the processing block of output bits being processed. A restart signal may indicate that subsequent processing blocks of output bits may be generated by the keystream generator by utilizing the same cipher key and the generated intermediate value.
摘要翻译：在无线通信系统中，提供了一种用于实现用于GPRS兼容手机的GEA3加密算法的方法和系统。可以基于初始化的输入变量，密码密钥和密钥修饰符生成中间值。输出比特的第一处理块可以由密钥流生成器从中间值，密码密钥和正在处理的输出比特的处理块的指示生成。输出比特的附加处理块也可以由密钥流生成器基于紧接在前的处理块的输出比特，中间值，密码密钥和正在处理的输出比特的处理块的指示来生成。重新启动信号可以指示通过使用相同的密码密钥和所产生的中间值，可以由密钥流生成器生成后续的输出比特的处理块。

10. 发明授权

US07627113B2 Method and system for hardware accelerator for implementing f8 confidentiality algorithm in WCDMA compliant handsets 失效
标题翻译：用于在WCDMA兼容手机中实现f8机密性算法的硬件加速器的方法和系统
公开(公告)号：US07627113B2
公开(公告)日：2009-12-01
申请号：US11053099
申请日：2005-02-08
申请人： Srinivasan Surendran , Ruei-Shiang Suen
发明人： Srinivasan Surendran , Ruei-Shiang Suen
IPC分类号： H04L9/00 , H04K1/00 , H04K1/04
CPC分类号： H04L9/0662 , H04L9/0625 , H04L63/0428 , H04L2209/125 , H04L2209/24 , H04L2209/80
摘要： In a wireless communication system, a method and system for hardware accelerator for implementing the f8 confidentiality algorithm in WCDMA compliant handsets are provided. Input variables may be initialized in a keystream generator and an intermediate value may be generated with a confidentiality key parameter and a key modifier. The number of processing blocks of output bits may be based on the length of the input bitstream. The processing blocks of output bits may be generated utilizing a KASUMI operation and may be based on an immediately previous processing block of output bits, the intermediate value, and an indication of the current processing block of output bits. The processing blocks of output bits may be generated after an indication that an immediately previous processing block of output bits is available. The keystream generator may indicate when a first and any additional processing blocks of output bits have been determined.
摘要翻译：在无线通信系统中，提供了一种用于在WCDMA兼容手机中实现f8机密性算法的硬件加速器的方法和系统。可以在密钥流生成器中初始化输入变量，并且可以使用机密密钥参数和密钥修饰符生成中间值。输出比特的处理块的数量可以基于输入比特流的长度。可以使用KASUMI操作来生成输出比特的处理块，并且可以基于紧接在前的输出比特的处理块，中间值以及输出比特的当前处理块的指示。输出比特的处理块可以在紧接着输出比特的前一个处理块可用的指示之后生成。密钥流生成器可以指示何时已经确定了输出比特的第一个和任何附加的处理块。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式