专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5450379A Information storage medium, method of fabricating same, and drive unit for such medium 失效
标题翻译：信息存储介质，其制造方法以及这种介质的驱动单元
公开(公告)号：US5450379A
公开(公告)日：1995-09-12
申请号：US74866
申请日：1993-08-12
申请人： Minoru Fujimori , Yasuhide Fujiwara , Satoshi Nebashi , Masuo Tsuji , Hiroaki Nomura , Noriyuki Kamijo , Tatsuya Shimoda
发明人： Minoru Fujimori , Yasuhide Fujiwara , Satoshi Nebashi , Masuo Tsuji , Hiroaki Nomura , Noriyuki Kamijo , Tatsuya Shimoda
IPC分类号： G11B13/04 , G11B17/04 , G11B19/02 , G11B19/28 , G11B23/03 , G11B25/04 , G11B33/08 , G11B23/30
CPC分类号： G11B33/08 , G11B13/04 , G11B17/04 , G11B19/02 , G11B19/28 , G11B23/0308 , G11B25/043
摘要： An information storage medium having both a read-only optical storage portion and a magnetic storage portion that can be written and read is provided. There is also disclosed a drive unit for use with this information storage medium. To control the optical head of this drive unit, a system controller and a CLV servomechanism are provided and form a control portion. When information is written or read to or from the magnetic storage portion, this control portion commands a disk-rotating mechanism to control the magnetic head of the drive unit based on information read from the optical storage portion of the medium. The magnetic storage portion can have either a single track or plural tracks. Interference between the optical head and the magnetic head can be avoided. The drive unit can adapt itself to the information storage medium having the optical storage portion of a large storage capacity and the magnetic storage portion that can be easily rewritten.
摘要翻译： PCT No.PCT / JP92 / 01312 Sec。 371日期：1993年8月12日 102（e）日期1993年8月12日PCT提交1992年10月9日PCT公布。出版物WO93 / 07617 日期为1993年04月15日。提供了具有可读写的只读光存储部和磁存储部的信息存储介质。还公开了一种用于该信息存储介质的驱动单元。为了控制该驱动单元的光头，提供了系统控制器和CLV伺服机构，并形成控制部分。当向磁存储部分写入或读取信息时，该控制部分命令盘旋转机构基于从介质的光学存储部分读取的信息来控制驱动单元的磁头。磁存储部分可以具有单个轨道或多个轨道。可以避免光头与磁头之间的干涉。驱动单元可以适应于具有大存储容量的光存储部分的信息存储介质和可以容易地重写的磁存储部分。

2. 发明授权

US4122661A Electronic timepiece digital display drive circuit 失效
标题翻译：电子钟表数字显示驱动电路
公开(公告)号：US4122661A
公开(公告)日：1978-10-31
申请号：US767094
申请日：1977-02-09
申请人： Masuo Tsuji
发明人： Masuo Tsuji
IPC分类号： G04G9/00 , G04C3/00
CPC分类号： G04G9/0047
摘要： An electronic timepiece having detecting and control circuitry for preventing a digital display from being driven by a DC energizing signal is provided. The detecting and controlling circuitry is coupled intermediate the decoder circuitry and driving circuitry in an electronic timepiece digital display arrangement and detects the presence or absence of an intermediate frequency signal being produced by the timekeeping circuitry and applied to the driver circuitry to effect AC driving of the digital display. In response to detecting the absence of an intermediate frequency signal applied to the driver circuitry, the detecting and controlling circuit prevents the decoder circuitry from applying to the driver circuitry decoded timekeeping signals for effecting driving of the digital display, and thereby prevents inadvertent DC driving of the digital display.
摘要翻译：提供具有用于防止数字显示被DC通电信号驱动的检测和控制电路的电子钟表。检测和控制电路被耦合在电子钟表数字显示装置中的解码器电路和驱动电路之间，并且检测由计时电路产生的中频信号的存在或不存在，并被施加到驱动器电路以实现数字显示。响应于检测到没有施加到驱动器电路的中频信号，检测和控制电路防止解码器电路施加到驱动器电路解码的计时信号以实现数字显示器的驱动，从而防止无意的DC驱动数字显示。

3. 发明授权

US06822164B2 Semiconductor device and electro-optical device including the same 有权
标题翻译：半导体装置和包括其的电光装置
公开(公告)号：US06822164B2
公开(公告)日：2004-11-23
申请号：US10347222
申请日：2003-01-21
申请人： Masuo Tsuji , Masaaki Abe
发明人： Masuo Tsuji , Masaaki Abe
IPC分类号： H01L23495
CPC分类号： G02F1/13452 , G02F2001/13456 , H01L25/0753 , H01L2924/0002 , H01L2924/00
摘要： A semiconductor device for supplying a signal to an electro-optical device which displays a two-dimensional image, includes first terminals which are formed along a first side of the semiconductor device in a longitudinal direction and have a length L1 in a direction intersecting the longitudinal direction at right angles; and second terminals which are formed along a second side intersecting the first side at right angles and have a length L2 which is greater than the length L1 in the longitudinal direction.
摘要翻译：用于向显示二维图像的电光装置提供信号的半导体装置包括：沿半导体器件的纵向方向形成的第一端子，并且沿与纵向相交的方向具有长度L1 方向直角; 以及沿着与第一侧成直角相交的第二侧形成的长度L2大于长度方向的长度L1的第二端子。

4. 发明授权

US3953963A Electronic digital display timepiece correction device 失效
标题翻译：电子数字显示时钟校正装置
公开(公告)号：US3953963A
公开(公告)日：1976-05-04
申请号：US496250
申请日：1974-08-09
申请人： Izuhiko Nishimura , Masuo Tsuji
发明人： Izuhiko Nishimura , Masuo Tsuji
IPC分类号： G04G5/00 , G04G5/04 , G04C3/00
CPC分类号： G04G5/04
摘要： An electronic digital display timepiece having a locking switch to prevent inadvertent correction of the timepiece, the locking switch being adapted to effect setting of at least one of the digits of time displayed. The electronic timepiece includes a quartz crystal oscillator circuit for producing high frequency time standard signals and a divider circuit including a plurality of divider stages adapted to produce low frequency timekeeping signals in response to said high frequency time standard signals. A display is associated with each of the plurality of divider stages in order to display digits of time in response to the low frequency timekeeping signals counted thereby. The count of certain of the divider stages may be corrected by correction switches provided a locking switch is first displaced from a locking mode to release mode. The locking switch is coupled to at least one divider stage not having a correction switch coupled thereto through circuitry effecting a setting of the divider stage by the operation of said locking switch.
摘要翻译：一种电子数字显示钟表，其具有锁定开关，以防止钟表的无意的校正，所述锁定开关适于实现所显示的时间的至少一个数字的设定。该电子钟表包括用于产生高频时间标准信号的石英晶体振荡器电路和包括多个分频器的分频器电路，该分频器电路适于响应于所述高频时间标准信号产生低频计时信号。显示器与多个分频器级中的每一个相关联，以便响应于由此计数的低频计时信号显示时间的数字。某些分频器级的计数可以通过校正开关来校正，只要锁定开关首先从锁定模式移位到释放模式。锁定开关耦合到至少一个分频器级，其不具有通过所述锁定开关的操作实现分频器级的设置的电路与其耦合的校正开关。

5. 发明授权

US5517041A Semiconductor device 失效
标题翻译：半导体器件
公开(公告)号：US5517041A
公开(公告)日：1996-05-14
申请号：US50119
申请日：1993-06-25
申请人： Kensuke Torii , Yasuhiro Oguchi , Yasuhisa Hirabayashi , Masuo Tsuji
发明人： Kensuke Torii , Yasuhiro Oguchi , Yasuhisa Hirabayashi , Masuo Tsuji
IPC分类号： H01L27/118 , H01L27/10
CPC分类号： H01L27/11807
摘要： Four gate electrodes of an n-type basic cell of a gate array are essentially oriented in a circular tangential direction of a radius relative to the center point Q of a cell. The electrodes have an upper and lower and a right and left symmetrical layout arrangement relative to the cell upper and lower center line and left and right center line. As a consequence, adjacent gate electrodes are positioned in a .+-.90.degree. rotating symmetry. Each gate electrode has wiring connection areas on both ends. The wiring connection areas overlap the pre-rotation wiring connection areas by a .+-.90.degree. rotation of the cell. Because the gate electrodes are essentially oriented along the circumference direction, the source and the drain are separated in the radial direction of the center of the cell. The wiring connection areas are not concentrated at the center of the cell, and this improves the wiring capabilities within the cell. In addition, because each end of the gate electrodes has an equal positional relationship relative to the center of the cell, the gate electrodes may have wiring connection areas not only on one end, but on both ends. This improves the wiring capability of each gate. The p-type basic cell has the same structure as the n-type basic cell.
摘要翻译： PCT No.PCT / JP92 / 01119 Sec。 371日期：1993年6月25日 102（e）日期1993年6月25日PCT提交1992年9月2日PCT公布。出版物WO93 / 05537 日期：1993年3月18日。门阵列的n型基本单元的四个栅电极基本上相对于单元的中心点Q的圆形切线方向取向。电极具有相对于电池上下中心线和左右中心线的上下左右对称布局布置。因此，相邻的栅电极位于旋转对称的+/- 90°。每个栅电极在两端都有接线连接区域。布线连接区域与预旋转布线连接区域重叠，单元格旋转+/- 90°。因为栅电极基本上沿着圆周方向取向，源极和漏极在电池的中心的径向方向上被分开。接线连接区域不集中在电池的中心，这样可以提高电池内的接线能力。此外，因为栅电极的每一端相对于单元的中心具有相等的位置关系，所以栅电极可以不仅在一端而且在两端具有布线连接区域。这提高了每个门的接线能力。 p型基本单元具有与n型基本单元相同的结构。

6. 发明授权

US4392216A Integrated circuit for timepiece 失效
标题翻译：钟表集成电路
公开(公告)号：US4392216A
公开(公告)日：1983-07-05
申请号：US219747
申请日：1980-12-24
申请人： Masuo Tsuji
发明人： Masuo Tsuji
IPC分类号： G04G99/00 , G04B25/00 , G04B1/00
CPC分类号： G04G99/003
摘要： The integrated circuit, including MOS transistors, for driving the step motor of an analog display is substantially reduced in size by boosting the transistor gate voltage above the battery voltage applied to the source-drain terminals.
摘要翻译：用于驱动模拟显示器的步进电动机的MOS晶体管的集成电路通过将晶体管栅极电压升高到施加到源极 - 漏极端子的电池电压以上而大大减小。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式