会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Pulse width filter
    • 脉冲宽度滤波器
    • US08598911B2
    • 2013-12-03
    • US13080471
    • 2011-04-05
    • Sung-Yun ParkKunhee ChoDong-Hwan Kim
    • Sung-Yun ParkKunhee ChoDong-Hwan Kim
    • G01R29/02H03K9/08
    • H03H19/004
    • The present invention relates a pulse width filter generating a modulation signal that is increased in synchronization with one of an increasing edge and a decreasing edge of the input signal and is decreased in synchronization with the other of the increasing edge and the decreasing edge, and transmitting the input signal of the modulation signal. The input signal passed through the filter unit is inverted thereby being an output signal. The pulse width filter controls the increasing and the decreasing of the modulation signal according to the output signal and the input signal passed through the filter unit, and the modulation signal is a signal to determined whether the pulse width of the input signal is more than the predetermined cut-off pulse width.
    • 本发明涉及产生与输入信号的增加沿和下降沿之一同步增加的调制信号的脉冲宽度滤波器,并且与增加沿和递减沿中的另一个同步地减小,并且发送 调制信号的输入信号。 通过滤波器单元的输入信号被反相,从而作为输出信号。 脉冲宽度滤波器根据输出信号和通过滤波器单元的输入信号来控制调制信号的增加和减小,并且调制信号是确定输入信号的脉冲宽度是否大于 预定的截止脉冲宽度。
    • 3. 发明授权
    • Resonant inverter exhibiting depressed duty variation
    • 谐振逆变器表现出降低的负载变化
    • US07492141B2
    • 2009-02-17
    • US11784162
    • 2007-04-04
    • Jong-Tae HwangMoon-Sang JungDong-Hwan KimJin-Sung Kim
    • Jong-Tae HwangMoon-Sang JungDong-Hwan KimJin-Sung Kim
    • G05F1/40G05F1/56
    • H02M3/3376H02M2001/0058Y02B70/1433Y02B70/1491
    • A resonant inverter includes a first driver and a second driver for driving a first and second switching devices, respectively, a dead time generator for generating a first drive signal and a second drive signal respectively, a current-controlled oscillator for supplying, to the dead time generator, an output clock having a frequency determined based on a first current input to the current-controlled oscillator, and a current mirror for supplying the first current to the current-controlled oscillator in an amount proportional to a second current flowing through an external resistor. The current mirror includes a track/hold circuit, to supply the second current in an amount equal to an amount of the second current supplied before a variation in the amount of the second current, during a transition of an output signal between the first and second switching devices.
    • 谐振逆变器包括分别用于驱动第一和第二开关装置的第一驱动器和第二驱动器,分别用于产生第一驱动信号和第二驱动信号的死区时间发生器,用于向死人提供电流控制振荡器 时间发生器,具有基于对电流控制振荡器的第一电流输入而确定的频率的输出时钟以及用于以与流过外部电流的第二电流成比例的量向电流控制振荡器提供第一电流的电流镜 电阻。 电流镜包括跟踪/保持电路,以在第一和第二电平之间的输出信号的转变期间提供等于第二电流量的变化之前提供的第二电流的量的量的第二电流 开关器件。
    • 5. 发明申请
    • Logic circuit for high-side gate driver
    • 高边栅驱动逻辑电路
    • US20070296462A1
    • 2007-12-27
    • US11800198
    • 2007-05-04
    • Jong-Tae HwangMoon-Sang JungJin-Sung KimDong-Hwan Kim
    • Jong-Tae HwangMoon-Sang JungJin-Sung KimDong-Hwan Kim
    • H03K19/0175
    • H03K19/018521
    • A logic circuit for high-side gate driver includes a p-MOSFET array connected to a first voltage source, an n-MOSFET array connected to a second voltage source, and a resistor arranged between the p-MOSFET array and the n-MOSFET array, wherein a first node between the resistor and at least one of the p-MOSFETs in the p-MOSFET array is connected to a first output terminal, and a second node between the resistor and at least one of the n-MOSFETs in the n-MOSFET array is connected to a second output terminal. An additional logic circuit can include a second p-MOSFET array, a second n-MOSFET array, and a second resistor between the second p-MOSFET array and the second n-MOSFET array, where an output signal from an output terminal between the first resistor and the first n-MOSFET array is fed back to the second p-MOSFET array and the second n-MOSFET array, and an output signal from an output terminal between the second resistor and the second n-MOSFET array is fed back to the first p-MOSFET array and the first n-MOSFET array.
    • 用于高侧栅极驱动器的逻辑电路包括连接到第一电压源的p-MOSFET阵列,连接到第二电压源的n-MOSFET阵列和布置在p-MOSFET阵列和n-MOSFET阵列之间的电阻器 ,其中所述电阻器和所述p-MOSFET阵列中的至少一个p-MOSFET之间的第一节点连接到第一输出端子,并且所述电阻器和所述n个中的至少一个n-MOSFET的第二节点 -MOSFET阵列连接到第二输出端。 附加的逻辑电路可以包括第二p-MOSFET阵列,第二n-MOSFET阵列和在第二p-MOSFET阵列和第二n-MOSFET阵列之间的第二电阻,其中来自第一 电阻器和第一n-MOSFET阵列被反馈到第二p-MOSFET阵列和第二n-MOSFET阵列,并且来自第二电阻器和第二n-MOSFET阵列之间的输出端的输出信号被反馈到 第一个p-MOSFET阵列和第一个n-MOSFET阵列。
    • 6. 发明申请
    • Clock driver
    • 时钟驱动
    • US20070103220A1
    • 2007-05-10
    • US11479290
    • 2006-06-29
    • Dong-Hwan KimSi-Nae KimKae-Dal KwackJae-Jin Lee
    • Dong-Hwan KimSi-Nae KimKae-Dal KwackJae-Jin Lee
    • G06F1/04
    • G06F1/10
    • A clock driver is provided. A first driving unit is configured with a plurality of drivers and receives a first clock signal to drive a first pumping clock. A second driving unit is configured with a plurality of drivers and receives a second clock signal to drive a second pumping clock. A charge recycling switch is connected between an output terminal of the first driving unit and an output terminal of the second driving unit. A switch controller selectively transfers an input clock signal of the first or second driving unit to the charge recycling switch in response to the first and second pumping clock signals.
    • 提供时钟驱动程序。 第一驱动单元配置有多个驱动器并且接收第一时钟信号以驱动第一泵送时钟。 第二驱动单元配置有多个驱动器并且接收第二时钟信号以驱动第二抽时钟。 电荷循环开关连接在第一驱动单元的输出端和第二驱动单元的输出端之间。 开关控制器响应于第一和第二抽吸时钟信号选择性地将第一或第二驱动单元的输入时钟信号传送到电荷再循环开关。
    • 8. 发明申请
    • Plasma display device
    • 等离子显示装置
    • US20060160387A1
    • 2006-07-20
    • US11323375
    • 2005-12-29
    • Sok-San KimDong-Hwan KimJoong-Ha AhnJae-Gyoung Kim
    • Sok-San KimDong-Hwan KimJoong-Ha AhnJae-Gyoung Kim
    • H01R13/62
    • H05K5/02
    • A display device which has a simplified assembly process and minimized product damage. The display device includes a display panel; a chassis base having a first surface for supporting and for fixing the display panel thereto; a circuit board fixed to a second surface of the chassis base, the circuit board having circuit elements for driving the display panel; and at least one main fastening unit for fixing the circuit board to the chassis base such that a gap is formed between the circuit board and the chassis base. The main fastening unit includes a main body, fasteners, and first and second protrusions to form engaged portions. The display device may be a plasma display device.
    • 一种显示装置,其具有简化的组装过程并最小化产品损坏。 显示装置包括显示面板; 具有用于支撑显示面板并固定显示面板的第一表面的底架; 电路板,其固定到所述底座的第二表面,所述电路板具有用于驱动所述显示面板的电路元件; 以及用于将电路板固定到底座的至少一个主紧固单元,使得在电路板和底座之间形成间隙。 主紧固单元包括主体,紧固件,以及形成接合部分的第一和第二突起。 显示装置可以是等离子体显示装置。