专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2008278456A Simultaneous detection and data transmission 有权
标题翻译：同时检测和数据传输
公开(公告)号：JP2008278456A
公开(公告)日：2008-11-13
申请号：JP2008002202
申请日：2008-01-09
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッドSTMicroelectronics,Inc
发明人： HU WENDONG
IPC分类号： H04W16/14 , H04W72/08
CPC分类号： H04W72/085 , H04W16/14 , H04W72/082
摘要： PROBLEM TO BE SOLVED: To provide a system having the minimum interference, which increases the transmission capacity by minimizing interruption and transmission delay.
SOLUTION: The present system for use by a wireless regional area network (WRAN) is provided with a WRAN cell to be operated by a BS for wireless communication with at least one consumer terminal, determines an available channel by operating the BS, provides an in-band channel for data transmission by initializing the channel, and concurrently executes spectrum management for a plurality of out-band channels, spectrum detection, and data transmission for the in-band channel.
COPYRIGHT: (C)2009,JPO&INPIT
摘要翻译：要解决的问题：提供具有最小干扰的系统，其通过最小化中断和传输延迟来增加传输容量。解决方案：由无线区域网（WRAN）使用的本系统提供有由BS操作的WRAN小区，用于与至少一个消费者终端进行无线通信，通过操作BS来确定可用信道，通过初始化通道提供用于数据传输的带内信道，并且同时执行用于带内信道的多个带外信道的频谱管理，频谱检测和数据传输。版权所有（C）2009，JPO＆INPIT

2. 发明专利

JP2006019005A Random access memory array with parity bit structure 审中-公开
标题翻译：随机访问存储器阵列与奇偶位结构
公开(公告)号：JP2006019005A
公开(公告)日：2006-01-19
申请号：JP2005189664
申请日：2005-06-29
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッドSTMicroelectronics,Inc
发明人： FREY CHRISTOPHE
IPC分类号： G11C11/15
CPC分类号： G06F11/1076 , G11C7/1006 , G11C11/16 , G11C16/10 , G11C2211/5646 , G11C2211/5647
摘要： PROBLEM TO BE SOLVED: To improve a random access memory array about array structure supporting necessity of a decreased write-in current for a memory array. SOLUTION: A random access memory array includes first random access memory elements arranged in a plurality of rows and columns for storing data words at a multiple memory locations. The memory array further includes second random access memory elements arranged in at least one additional column. Each second random access memory element is associated with a memory location to store a flag value indicative of whether the data word stored at that memory location is a true or complement version. The individual memory elements may comprise magnetic random access memory elements. Alternatively, the individual memory elements may comprise flash memory cells. COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：改进关于阵列结构的随机存取存储器阵列，其支持对存储器阵列的减小的写入电流的必要性。解决方案：随机存取存储器阵列包括以多个行和列排列的用于在多个存储器位置存储数据字的第一随机存取存储器元件。存储器阵列还包括布置在至少一个附加列中的第二随机存取存储器元件。每个第二随机存取存储器元件与存储器位置相关联，以存储指示存储在该存储器位置的数据字是真还是补补版本的标志值。各个存储元件可以包括磁性随机存取存储器元件。或者，各个存储元件可以包括闪存单元。版权所有（C）2006，JPO＆NCIPI

3. 发明专利

JP2005327452A Disk drive write driver with boosting circuit to improve output voltage swing 审中-公开
标题翻译：带升压电路的磁盘驱动器驱动器，以提高输出电压摆幅
公开(公告)号：JP2005327452A
公开(公告)日：2005-11-24
申请号：JP2005139508
申请日：2005-05-12
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッドSTMicroelectronics,Inc
发明人： ALINI ROBERTO , POSAT BARIS , VENCA ALESANDRO
IPC分类号： G11B5/09 , G05F3/26 , G11B5/00 , G11B5/02 , H02M3/07
CPC分类号： G11B5/09 , G11B2005/0016 , H02M3/073
摘要： PROBLEM TO BE SOLVED: To provide an improved circuit and method for driving a write head in a hard disk drive (HDD) system.
SOLUTION: The write driver includes a circuit matching output resistance to the odd characteristic impedance of the interconnect and a voltage boosting circuit. The voltage boosting circuit is connected between a high voltage reference or supply voltage and a low voltage reference, and includes a current source, such as a MOS transistor, connected to the input node of a capacitor. During the overshoot duration, the current source operates at saturation to generate a pulsed current with an amplitude of half the load current. The circuit includes another transistor in series with the current generator between the capacitor and the driver output. A forward bias diode is connected between the capacitor output node and high voltage reference and enters reverse bias during overshoot duration swinging the driver output voltage above supply voltage.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：提供用于驱动硬盘驱动器（HDD）系统中的写入头的改进的电路和方法。解决方案：写入驱动器包括匹配输出电阻到互连的奇特性阻抗的电路和升压电路。升压电路连接在高电压基准或电源电压和低电压基准之间，并且包括连接到电容器的输入节点的诸如MOS晶体管的电流源。在过冲持续时间期间，电流源工作在饱和状态以产生具有一半负载电流幅度的脉冲电流。电路包括与电容器和驱动器输出之间的电流发生器串联的另一个晶体管。正向偏置二极管连接在电容器输出节点和高电压基准之间，并在驱动器输出电压高于电源电压的过冲持续时间期间进入反向偏置。版权所有（C）2006，JPO＆NCIPI

4. 发明专利

JP2005293829A Read head preamplifier with thermal asperity transient control 审中-公开
标题翻译：阅读具有热平衡瞬态控制的头部前置放大器
公开(公告)号：JP2005293829A
公开(公告)日：2005-10-20
申请号：JP2005099165
申请日：2005-03-30
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッドSTMicroelectronics,Inc
发明人： POSAT BARIS , ALINI ROBERTO , OZANOGLU KEMAL
IPC分类号： G11B5/09 , G11B5/00 , G11B20/10 , G11B20/22
CPC分类号： G11B20/10009 , G11B20/22 , G11B2005/0016
摘要： PROBLEM TO BE SOLVED: To correct for thermal asperity transients occurring in a hard disk drive.
SOLUTION: The preamplifier 110 has an input gain stage receiving a signal from an MR head 128, a thermal asperity transient correcting circuit 111, and an output buffer outputting a reader output to a read channel. The thermal asperity transient correcting circuit 111 is composed of a high-pass filter and voltage controlled based upon an input control signal from a filter controller. The filter controller uses a low-pass filter functioning as a peak detector to detect peaks in either the input or output voltage of the high-pass filter. The low pass filter output is applied to a non-linear function generator generating the control signal for the high pass filter based on an increasing function of the absolute value of the low pass filter output.
COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：纠正在硬盘驱动器中出现的热凹凸瞬变。解决方案：前置放大器110具有接收来自MR头128的信号的输入增益级，热凹凸瞬变校正电路111和将读取器输出输出到读通道的输出缓冲器。热绝缘瞬态校正电路111由高通滤波器和基于来自滤波器控制器的输入控制信号进行电压控制而组成。滤波器控制器使用用作峰值检测器的低通滤波器来检测高通滤波器的输入或输出电压中的峰值。低通滤波器输出被应用于基于低通滤波器输出的绝对值的增加函数产生高通滤波器的控制信号的非线性函数发生器。版权所有（C）2006，JPO＆NCIPI

5. 发明专利

JP2005191574A System and method of improving solder joining reliability in integrated circuit package 有权
标题翻译：集成电路封装中焊接加工可靠性的系统及方法
公开(公告)号：JP2005191574A
公开(公告)日：2005-07-14
申请号：JP2004373865
申请日：2004-12-24
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッド STMicroelectronics,Inc
发明人： ANTHONY M CHU , TEE TONG YAN
IPC分类号： H01L23/50 , H01L23/31 , H01L23/495 , H05K3/34
CPC分类号： H01L21/4821 , H01L23/3107 , H01L23/49548 , H01L23/49582 , H01L2224/32245 , H01L2924/00014 , H05K3/341 , H05K3/3442 , H05K2201/0373 , H05K2201/09745 , H05K2201/10727 , H05K2201/10969 , Y02P70/613 , H01L2224/45099
摘要： PROBLEM TO BE SOLVED: To provide a technique for improving solder joining reliability in a QNF integrated circuit package. SOLUTION: In a system for improving solder joining reliability in an integrated circuit package, each of terminals of a Quad Flat Non-leaded integrated-circuit-package is formed such that it has a portion for defining a solder slot on a surface of a bottom of the terminal. An outer surface of a die pad of an integrated circuit package is also formed such that it has portions for defining a plurality of solder slots on periphery of the die pad. When solder is applied to the die pad and the terminal, the solder fills the solder slot, and improves the solder joining reliability in the integrated circuit package. COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：提供一种用于提高QNF集成电路封装中的焊接可靠性的技术。解决方案：在用于提高集成电路封装中的焊接可靠性的系统中，四边形扁平非引线集成电路封装的每个端子被形成为使得其具有用于在表面上限定焊料槽的部分的终端底部。集成电路封装的管芯焊盘的外表面也形成为具有用于在管芯焊盘的外围限定多个焊料槽的部分。当焊料施加到管芯焊盘和端子时，焊料填充焊料槽，并提高集成电路封装中的焊接可靠性。版权所有（C）2005，JPO＆NCIPI

6. 发明专利

JP2005078651A Method and apparatus0 for usb and non-contact smart card device 审中-公开
标题翻译： USB和非接触式智能卡设备的方法和设备
公开(公告)号：JP2005078651A
公开(公告)日：2005-03-24
申请号：JP2004256462
申请日：2004-09-03
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッド STMicroelectronics,Inc
发明人： FRUHAUF SERGE
IPC分类号： G06K19/07 , G06K19/077
CPC分类号： G06K19/07739 , G06K19/077 , G06K19/07733 , G06K19/07769
摘要： PROBLEM TO BE SOLVED: To provide method and apparatus for a smart card device supporting both wireless and wired modes. SOLUTION: The apparatus is provided for a universal serial bus (USB) and wireless smart card device. The apparatus includes a mode detector, switching block, controller, antenna and wired interface. Further, an apparatus for a triple mode smart card is provided. The apparatus for the triple mode smart card includes the mode detector, switching block, controller, antenna and wired interface. The apparatus operates in one mode out of wireless, USB and International Standard Organization 7816 mode or other wired modes. Further, the apparatus for either one of these smart cards can operate in both wireless and wired modes without conflict and on and off of a power switch to change configuration. COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：提供支持无线和有线模式的智能卡设备的方法和装置。
解决方案：该设备用于通用串行总线（USB）和无线智能卡设备。该装置包括模式检测器，开关块，控制器，天线和有线接口。此外，提供了一种用于三模式智能卡的装置。三模智能卡的装置包括模式检测器，开关块，控制器，天线和有线接口。该设备以无线，USB和国际标准组织7816模式或其他有线模式的一种模式运行。此外，这些智能卡中的任何一个的装置可以在无冲突的情况下以无线和有线模式工作，并且能够切换电力开关以改变配置。版权所有（C）2005，JPO＆NCIPI

7. 发明专利

JP2004362588A Multimode smart card emulator and related method 审中-公开
公开(公告)号：JP2004362588A
公开(公告)日：2004-12-24
申请号：JP2004166631
申请日：2004-06-04
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッド STMicroelectronics,Inc
发明人： LEAMING TAYLOR J
IPC分类号： G06K19/00 , G06K7/00 , G06K19/07
CPC分类号： G06K19/0719 , G06F11/261 , G06K7/0013 , G06K19/07 , G06K19/07733
摘要： PROBLEM TO BE SOLVED: To provide a technique for improving an emulator for a multimode smart card, the emulator providing a more convenient connection to a smart card adapter. SOLUTION: The emulator for a multimode smart card includes an emulation circuit which executes a smart card application in a plurality of operation modes. The emulator additionally includes a smart card connector connected to the smart card adapter which is operable in at least one of a plurality of the operation modes. Further, the emulator includes a plurality of cable assemblies corresponding to each operation mode in which a first end is connected to the emulation circuit. The emulator also includes an interface device which is connected between the second ends of a plurality of cable assemblies and the smart card connector, and connects the cable assemblies selected based on the operation mode of the smart card adapter. COPYRIGHT: (C)2005,JPO&NCIPI

8. 发明专利

JP2004336800A Integrated data jitter generator for high-speed serial interface testing 审中-公开
公开(公告)号：JP2004336800A
公开(公告)日：2004-11-25
申请号：JP2004140051
申请日：2004-05-10
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッド STMicroelectronics,Inc
发明人： HILL JOHN P
IPC分类号： G06F13/00 , G01R31/317 , H03K5/156 , H04L1/20 , H04L27/12
CPC分类号： G01R31/31709 , G01R31/31715 , H04L1/205
摘要： PROBLEM TO BE SOLVED: To provide a method and a unit offering a high-speed jitter testing capability.
SOLUTION: The prevention provides an integrated data generator for testing a high-speed serial interface. A transmission timing generator used in a transmit data path includes a high-frequency clock generator such as a phase lock loop and a delay lock loop or the like equipped with an input for receiving an oscillator or a base clock input. A clock modulator receives both of existing low-frequency and high-frequency modulating signals. A high-speed modulating clock signal is generated to allow a jitter testing to be conducted with a receiver combined with downstream. Although a fixed frequency such as 3, 6, 125, 150, 250, 300, 750, 1,500 MHz or the like is used for the high-speed modulating signal for example, any high-speed modulating frequency can be used for generating an intended volume of jitter. In a similar way, the amplitude of the high-frequency modulating signal can be varied as desired.
COPYRIGHT: (C)2005,JPO&NCIPI

9. 发明专利

JP2004312005A System and method for releasing pressure from cap-sealed integrated circuit package 有权
公开(公告)号：JP2004312005A
公开(公告)日：2004-11-04
申请号：JP2004106820
申请日：2004-03-31
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッド STMicroelectronics,Inc
发明人： ANTHONY M CHU , LAO TOM Q
IPC分类号： H01L23/12 , H01L23/00 , H01L23/13 , H01L23/29 , H01L23/31 , H01L23/34 , H01L23/36 , H01L23/367 , H01L23/433 , H01L23/498 , H05K3/34
CPC分类号： H01L23/562 , H01L23/13 , H01L23/3128 , H01L23/36 , H01L23/3677 , H01L23/4334 , H01L23/49816 , H01L24/48 , H01L2224/05599 , H01L2224/45099 , H01L2224/48091 , H01L2224/48227 , H01L2224/854 , H01L2924/00014 , H01L2924/01004 , H01L2924/14 , H01L2924/15153 , H01L2924/1517 , H01L2924/15311 , H01L2924/181 , H05K3/341 , H05K2203/1178 , H05K2203/304 , Y02P70/613 , H01L2924/00012 , H01L2224/45015 , H01L2924/207 , H01L2924/00
摘要： PROBLEM TO BE SOLVED: To provide a system and a method for releasing the pressure from a cap-sealed integrated circuit package.
SOLUTION: A system and a method for releasing the pressure from a cap-sealed integrated circuit package are provided. A solder mask equipped with multiple solder mask vents (air holes) used for forming multiple vapor pressure vents (air holes) by penetrating the solder is installed on an integrated circuit. The vapor pressure vents avoid increase in vapor pressure which causes the soldered cap to be displaced from the position at which the cap was soldered. In another embodiment, pressure is released through holes made by penetrating an epoxy layer used for installing a cap.
COPYRIGHT: (C)2005,JPO&NCIPI

10. 发明专利

JP2004295893A Data storage and caching architecture 审中-公开
公开(公告)号：JP2004295893A
公开(公告)日：2004-10-21
申请号：JP2004093642
申请日：2004-03-26
申请人： Stmicroelectronics Inc , エスティーマイクロエレクトロニクス,インコーポレイテッド STMicroelectronics,Inc
发明人： LONGO ALAN , CATALANO GLEN , LAMMERS BRETT , LOTT GLENN ALAN , TEMPERO WILLIAM MORGAN , WILSON AARON WADE
IPC分类号： G06F3/06 , G06F12/00 , G06F12/08
CPC分类号： G06F12/0871 , G06F3/0613 , G06F3/064 , G06F3/0656 , G06F3/0676 , G06F2212/312 , G06F2212/462
摘要： PROBLEM TO BE SOLVED: To provide an improved technology to transfer buffer data between a host and a data storage device. SOLUTION: In this architecture, it is provided with a host pointer, which links an extent record to a next host extent record in a host extent record set, and a storage device pointer, which links the extent record to a next storage device extent record in a storage device extent record set. In addition, a system to transfer data between a host and a storage device is provided. In the system, an extent table is related to the data buffer, and the extent table includes at least one extent record, an LBA chain table that is connected to the host and the extent table, and a track section table that is connected to the storage device and the extent table. COPYRIGHT: (C)2005,JPO&NCIPI

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式