会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • SHORT CHANNEL FERMI-THRESHOLD FIELD EFFECT TRANSISTORS
    • 短路频率场效应晶体管
    • WO1997004489A1
    • 1997-02-06
    • PCT/US1996011968
    • 1996-07-19
    • THUNDERBIRD TECHNOLOGIES, INC.DENNEN, Michael, William
    • THUNDERBIRD TECHNOLOGIES, INC.
    • H01L29/78
    • H01L29/0847H01L21/26586H01L29/1079H01L29/1083H01L29/1087H01L29/6659H01L29/7838
    • A Fermi-threshold field effect transistor includes spaced-apart source and drain regions which extend beyond the Fermi-tub in the depth direction and which may also extend beyond the Fermi-tub in the lateral direction. In order to compensate for the junction with the substrate, the doping density of the substrate region is raised to counteract the shared charge. Furthermore, the proximity of the source and drain regions leads to a potential leakage due to the drain field which can be compensated for by reducing the maximum tub depth compared to a low capacitance Fermi-FET and a contoured-tub Fermi-FET while still satisfying the Fermi-FET criteria. The tub depth is maintained below a maximum tub depth. Short channel effects may also be reduced by providing source and drain extension regions in the substrate, adjacent the source and drain regions and extending towards the channel regions. The source and drain extension regions are doped the same conductivity type and doping concentration as the source and drain themselves. A Fermi-FET which is particularly suitable for small linewidths is thereby provided.
    • 费米阈值场效应晶体管包括在深度方向上延伸超过费米皿的间隔开的源极和漏极区域,并且还可以在横向方向上延伸超过费米子槽。 为了补偿与衬底的结,衬底区域的掺杂密度被提高以抵消共享电荷。 此外,源极和漏极区域的接近性导致由于漏极场引起的电位泄漏,可以通过减小与低电容费米FET和成型槽费米FET相比最大的阱深度来补偿,同时仍然满足 费米FET标准。 浴缸深度保持在最大桶深度以下。 通过在衬底中提供源极和漏极延伸区域,邻近源极和漏极区域并且朝向沟道区域延伸,也可以减小短沟道效应。 源极和漏极延伸区域掺杂与源极和漏极本身相同的导电类型和掺杂浓度。 由此提供了特别适合于小线宽的费米FET。
    • 6. 发明申请
    • COINCIDENT ACTIVATION OF PASS TRANSISTORS IN A RANDOM ACCESS MEMORY
    • 随机访问存储器中的通用晶体管的联合激活
    • WO1994006120A1
    • 1994-03-17
    • PCT/US1993008232
    • 1993-08-30
    • THUNDERBIRD TECHNOLOGIES, INC.VINAL, Albert, W.
    • THUNDERBIRD TECHNOLOGIES, INC.
    • G11C11/412
    • G11C11/412
    • The pass transistors in a random access memory array are activated only upon coincident (simultaneous) selection of both the associated row and the associated column of the memory cell; otherwise, activation of the pass transistors is prevented. Thus, when a word line is selected, only the pass transistors in the memory cell corresponding to a simultaneously selected bit line is active, rather than all of the pass transistors pairs connected to the word line. Transient power consumption during word line selection and deselection is thereby reduced. Coincident pass transistor activation may be obtained by providing a column select line for each column of the memory array, and gating means in each cell which electrically activates the associated pass transistors only upon simultaneous selection of the associated column select line and the associated work line, and for preventing activation of the associated pass transistors otherwise. When the column select lines and gating means are used, shared bit lines may be provided in the array. A single shared bit line may be used between adjacent columns of cells since only one of the columns will be selected by the column select line. A high density memory design is therefore provided.
    • 随机访问存储器阵列中的传输晶体管仅在存储器单元的相关行和相关联的列的同时(同时)选择时被激活; 否则,阻止了传输晶体管的激活。 因此,当选择字线时,只有对应于同时选择的位线的存储单元中的通过晶体管是有效的,而不是连接到字线的所有传输晶体管对。 因此,在字线选择和取消选择期间的瞬时功耗被降低。 可以通过为存储器阵列的每列提供列选择线以及每个单元中的选通装置仅在相关联的列选择线和相关联的工作线同时选择时电激活相关联的传输晶体管来获得重合通道晶体管激活, 并且用于防止相关联的通过晶体管的激活。 当使用列选择线和门控装置时,可以在阵列中提供共享位线。 可以在单元的相邻列之间使用单个共享位线,因为列选择线将仅选择一列。 因此提供了高密度存储器设计。
    • 9. 发明申请
    • SHORT CHANNEL FERMI-THRESHOLD FIELD EFFECT TRANSISTORS INCLUDING DRAIN FIELD TERMINATION REGION AND METHODS OF FABRICATING SAME
    • 短通道FERMI-THRESHOLD场效应晶体管,包括漏极场终止区域及其制造方法
    • WO1997029519A1
    • 1997-08-14
    • PCT/US1997002108
    • 1997-02-04
    • THUNDERBIRD TECHNOLOGIES, INC.DENNEN, Michael, William
    • THUNDERBIRD TECHNOLOGIES, INC.
    • H01L29/78
    • H01L29/66651H01L29/1083H01L29/66575H01L29/7838
    • A Fermi-FET includes a drain field termination region between the source and drain regions, to reduce and preferably prevent injection of carriers from the source region into the channel as a result of drain bias. The drain field terminating region prevents excessive drain induced barrier lowering while still allowing low vertical field in the channel. The drain field terminating region is preferably embodied by a buried counterdoped layer between the source and drain regions, extending beneath the substrate surface from the source region to the drain region. The buried counterdoped layer may be formed using a three tub structure which produces three layers between the spaced apart source and drain regions. The drain field terminating region may also be used in a conventional MOSFET. The channel region is preferably formed by epitaxial deposition, so that the channel region need not be counterdoped relative to the drain field terminating region. Higher carrier mobility in the channel may thereby be obtained for a given doping level.
    • 费米FET包括在源极和漏极区之间的漏极场终止区,以减少并优选地防止由于漏极偏压而将载流子从源极区域注入到沟道中。 漏极场终止区域防止过多的漏极引起的屏障降低,同时仍允许通道中的低垂直场。 漏极端接区优选地由在源区和漏区之间的掩埋反掺杂层实现,在源极区到漏极区之下延伸到衬底表面下方。 埋置的反掺杂层可以使用在隔开的源极和漏极区域之间产生三层的三层结构形成。 漏极场终止区也可以用于传统的MOSFET。 沟道区优选通过外延沉积形成,使得沟道区不需要相对于漏极场终止区被反掺杂。 因此,对于给定的掺杂水平可以获得通道中较高的载流子迁移率。