会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 81. 发明授权
    • Method and apparatus for performing frequency tracking in an all digital
phase lock loop
    • 用于在全数字锁相环中执行频率跟踪的方法和装置
    • US5381116A
    • 1995-01-10
    • US165682
    • 1993-12-13
    • Charles E. NuckollsJames R. Lundberg
    • Charles E. NuckollsJames R. Lundberg
    • H03L7/08H03L7/099H03L7/107H03L7/087
    • H03L7/107H03L7/08H03L7/0991H03L2207/50
    • An all digital phase lock loop (ADPLL), (10) includes a variable digital oscillator (DCO 16), a phase detector (12), a controller (13) including an incrementor (19) and decrementor (21), and a set of oscillator control registers (22). A frequency tracking circuit (20) is separated from the phase acquisition/maintenance logic circuitry. The frequency tracking circuitry (20) uses an anchor value to maintain and update a DCO control value corresponding to a target frequency of operation of the DCO (16). Updates to the anchor value are facilitated by monitoring recent history of an output control signal (ahead or behind) provided by the phase detector (12). The anchor value is changed to maintain the target frequency of operation of the DCO (16), even in the presence of variations in operating environments.
    • 全数字锁相环(ADPLL),(10)包括可变数字振荡器(DCO16),相位检测器(12),包括增量器(19)和减量器(21)的控制器(13) 的振荡器控制寄存器(22)。 频率跟踪电路(20)与相位采集/维护逻辑电路分离。 频率跟踪电路(20)使用锚值来维持和更新对应于DCO(16)的目标操作频率的DCO控制值。 通过监视由相位检测器(12)提供的输出控制信号(前面或后面)的近期历史,便于对锚值的更新。 即使在存在操作环境的变化的情况下,锚点值被改变以维持DCO(16)的目标操作频率。