会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 82. 发明授权
    • Two dimensional frame buffer memory interface system and method of
operation thereof
    • 二维帧缓冲存储器接口系统及其操作方法
    • US5696947A
    • 1997-12-09
    • US560610
    • 1995-11-20
    • Charles R. JohnsJohn T. Roberson
    • Charles R. JohnsJohn T. Roberson
    • G06F12/02G06F12/08G09G5/393G06F12/06
    • G06F12/0207G09G5/393G06F12/0875G09G2360/121
    • A two dimensional frame buffer memory interface structure is provided. The interface comprises a parallel data bus, a control signal bus, a data cache, and a controller. The parallel data bus transfers a set of pixel data in parallel to the data cache. The control signal bus transfers to the controller a X strobe signal, a Y strobe signal, and a mode signal indicating an interface mode specifying a designated pattern for the pixel data transferred over the parallel data bus. The data cache, controlled by the controller and connected to the parallel data bus, compiles each set of pixel data received over the parallel data bus into the designated pattern of pixels, as indicated by the mode signal. The controller transfers each set of pixel data from the data cache to a two dimensional frame buffer to be stored in the designated pattern at a calculated address, wherein an address in the two dimensional frame buffer is specified by an X address and a Y address and wherein the calculated address for a given set of pixel data is an X address equal to the X address of a previous set of pixel data plus, when a X strobe signal is received for the given set of pixel data, an X increment associated with the indicated interface mode, and a Y address equal to a Y address of the previous set of pixel data plus, when a Y strobe signal is received for the given set of pixel data, a Y increment associated with the indicated interface mode.
    • 提供二维帧缓冲存储器接口结构。 该接口包括并行数据总线,控制信号总线,数据高速缓存和控制器。 并行数据总线将一组像素数据并行传送到数据高速缓存。 控制信号总线向控制器传送X选通信号,Y选通信号,以及指示通过并行数据总线传送的像素数据指定指定图案的接口模式的模式信号。 由控制器控制并连接到并行数据总线的数据高速缓存器将通过并行数据总线接收的每组像素数据编译为指定的像素图案,如模式信号所示。 控制器将每组像素数据从数据高速缓存器传送到二维帧缓冲器,以计算的地址存储在指定的模式中,其中二维帧缓冲器中的地址由X地址和Y地址指定, 其中对于给定的像素数据集合的计算的地址是等于先前的像素数据集合的X地址的X地址,当对于给定的像素数据集合接收到X选通信号时,与 指示接口模式,以及等于先前像素数据集合的Y地址的Y地址,当针对给定的像素数据集合接收到Y选通信号时,与所指示的接口模式相关联的Y增量。