专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明授权

US08806306B2 Generation of soft bit metrics for differentially encoded quadrature phase shift keying (QPSK) 有权
标题翻译：用于差分编码的正交相移键控（QPSK）的软比特度量的生成
公开(公告)号：US08806306B2
公开(公告)日：2014-08-12
申请号：US13413316
申请日：2012-03-06
申请人： Pierre Humblet , Mehmet Aydinlik
发明人： Pierre Humblet , Mehmet Aydinlik
IPC分类号： H03M13/45 , H04L25/06 , H04L27/233 , H03M13/53 , H03M13/29
CPC分类号： H04L25/067 , H03M13/2957 , H03M13/45 , H04L27/2331
摘要： A computer implemented method for generating soft bit metric information of telecommunications systems employing differential encoding of data.
摘要翻译：一种用于生成采用数据差分编码的电信系统的软比特度量信息的计算机实现的方法。

72. 发明授权

US08607132B1 Matching signal dynamic range for turbo equalization system 有权
标题翻译：涡轮均衡系统的匹配信号动态范围
公开(公告)号：US08607132B1
公开(公告)日：2013-12-10
申请号：US13099162
申请日：2011-05-02
申请人： Yu Kou , Lingqi Zeng
发明人： Yu Kou , Lingqi Zeng
IPC分类号： H03M13/25 , H03M13/53
CPC分类号： H04L27/01 , H03M13/1102 , H03M13/2957 , H03M13/6337 , H04L1/0057
摘要： A method for reducing a number of bits for representing a value is disclosed. A first value represented with a first number of bits is transformed to a second value represented with a second number of bits, wherein the first number of bits is greater than the second number of bits. The transformed second value is scaled by a scale factor to a third value. Transforming includes selecting a target window with a width of a third number of bits, wherein the third number of bits is smaller than the first number of bits. Transforming further includes saturating the first value to a most significant bit (MSB) within the selected target window and extracting bits within the selected target window from the saturated value.
摘要翻译：公开了一种用于减少用于表示值的位数的方法。以第一位数表示的第一值被变换为用第二位数表示的第二值，其中第一位数大于第二位数。变换后的第二个值被比例因子缩放到第三个值。变换包括选择具有第三位数的宽度的目标窗口，其中第三位数小于第一位数。变换进一步包括将第一值饱和到所选目标窗口内的最高有效位（MSB），并从饱和值中提取所选目标窗口内的位。

73. 发明授权

US08601337B2 Decoding method and decoding device 有权
标题翻译：解码方式和解码装置
公开(公告)号：US08601337B2
公开(公告)日：2013-12-03
申请号：US12818748
申请日：2010-06-18
申请人： Kenya Sugihara , Yoshikuni Miyata , Hideo Yoshida
发明人： Kenya Sugihara , Yoshikuni Miyata , Hideo Yoshida
IPC分类号： H03M13/11 , H03M13/53
CPC分类号： H03M13/112 , H03M13/1122 , H03M13/114 , H03M13/6583
摘要： In row calculation, a value which is obtained by subtracting an offset according to a minimum of the absolute values of column LLRs from the minimum of the absolute values of the column LLRs is set as a row LLR corresponding to a column of the column LLRs.
摘要翻译：在行计算中，通过从列LLR的绝对值的最小值中减去根据列LLR的绝对值的最小值的偏移而获得的值被设置为对应于列LLR的列的行LLR。

74. 发明授权

US08543881B2 Apparatus and method for high throughput unified turbo decoding 失效
标题翻译：高吞吐量统一涡轮解码的装置和方法
公开(公告)号：US08543881B2
公开(公告)日：2013-09-24
申请号：US12558325
申请日：2009-09-11
申请人： Insung Kang , Ju Won Park , Brian C. Bannister
发明人： Insung Kang , Ju Won Park , Brian C. Bannister
IPC分类号： H03M13/29 , H03M13/53
CPC分类号： H03M13/6544 , H03M13/2957 , H03M13/2969 , H03M13/2996 , H03M13/3723 , H03M13/3938 , H03M13/3972 , H03M13/6525
摘要： An apparatus and method for high throughput unified turbo decoding comprising loading data from a first data window; computing a first forward state metric using the data from the first data window; storing the first forward state metric in a memory; computing a first reverse state metric using the data from the first data window; storing the first reverse state metric in the memory; and computing the log likelihood ratio (LLR) of the first forward state metric and the first reverse state metric. In one aspect, the above-mentioned steps are repeated with data from a second data window. In another aspect, extrinsic information for the first data window associated with the unified turbo decoding is computed.
摘要翻译：一种用于高吞吐量统一turbo解码的装置和方法，包括从第一数据窗加载数据; 使用来自第一数据窗口的数据计算第一前进状态度量; 将第一前进状态度量存储在存储器中; 使用来自第一数据窗口的数据计算第一反向状态度量; 将所述第一反向状态度量存储在所述存储器中; 以及计算第一正向状态度量和第一反向状态度量的对数似然比（LLR）。在一个方面，用来自第二数据窗口的数据重复上述步骤。在另一方面，计算与统一turbo解码相关联的第一数据窗口的外在信息。

75. 发明授权

US08359512B2 Interference avoidance with synchronous HARQ and persistent scheduling 有权
标题翻译：干扰避免与同步HARQ和持续调度
公开(公告)号：US08359512B2
公开(公告)日：2013-01-22
申请号：US12347862
申请日：2008-12-31
申请人： Huaning Niu , Hujun Yin
发明人： Huaning Niu , Hujun Yin
IPC分类号： H03M13/03 , H03M13/53
CPC分类号： H04L1/1864 , H04L1/08 , H04L1/14 , H04L1/1812 , H04L1/1825 , H04L1/1887 , H04L1/1896 , H04W52/0229 , H04W52/0248 , Y02D70/1262 , Y02D70/1264 , Y02D70/142 , Y02D70/146 , Y02D70/23
摘要： A method of avoiding periodic interference by permuting periodic transmissions by a base station (BS) may include transmitting a frame of data to a subscriber station (SS). The BS may check for an acknowledgement of the frame of data from the SS and may schedule a next frame of data for transmission or retransmission based on whether the acknowledgement was received from the SS. The scheduling may include permuting traffic within the next frame in time or in frequency relative to similar traffic in a prior frame according to a predetermined function. The BS may generate media access protocol (MAP) information for the next frame based on the permuting.
摘要翻译：通过置换基站（BS）的周期性传输来避免周期性干扰的方法可以包括向订户站（SS）发送数据帧。 BS可以从SS检查数据帧的确认，并且可以基于是否从SS接收到确认来调度用于传输或重传的下一个数据帧。调度可以包括根据预定功能在时间上或频率上相对于先前帧中的相似业务量在下一帧内交换业务。 BS可以基于置换为下一帧生成媒体访问协议（MAP）信息。

76. 发明授权

US11722155B2 Bit interleaver for low-density parity check codeword having length of 16200 and code rate of 4/15 and 16-symbol mapping, and bit interleaving method using same 有权
公开(公告)号：US11722155B2
公开(公告)日：2023-08-08
申请号：US17165614
申请日：2021-02-02
申请人： ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
发明人： Sung-Ik Park , Sun-Hyoung Kwon , Bo-Mi Lim , Jae-Young Lee , Heung-Mook Kim , Nam-Ho Hur
IPC分类号： H03M13/27 , H03M13/11 , H03M13/25 , G06F11/10 , H03M13/00 , H04L1/00 , H03M13/53
CPC分类号： H03M13/2792 , G06F11/1076 , H03M13/1102 , H03M13/116 , H03M13/1148 , H03M13/1185 , H03M13/255 , H03M13/2778 , H03M13/616 , H03M13/6552 , H04L1/0041 , H04L1/0045 , H04L1/0058 , H04L1/0071
摘要： A bit interleaver, a bit-interleaved coded modulation (BICM) device and a bit interleaving method are disclosed herein. The bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 16200 and a code rate of 4/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 16-symbol mapping.

77. 发明授权

US11444636B2 System and methods for quantum post-selection using logical parity encoding and decoding 有权
公开(公告)号：US11444636B2
公开(公告)日：2022-09-13
申请号：US16600323
申请日：2019-10-11
申请人： Error Corp.
发明人： Dennis Lucarelli
IPC分类号： H03M13/11 , G06N10/00 , H03M13/00 , H03M13/53
摘要： A quantum computing system and associated methods. An exemplary method includes generating a specification from a binary matrix and at least one quantum check operator. The binary matrix is based at least in part on a classical error correcting code and the quantum check operator(s) is/are based on at least one multiple-qubit Pauli operator. The specification indicates which ancilla qubits are to be coupled to which data qubits. The data qubits are prepared as a plurality of multiple-qubit entangled states. The exemplary method also includes directing quantum hardware components of the quantum computing system to couple each of selected ones of the data qubits to one or more of the ancilla qubits in accordance with the couplings indicated in the specification. Each of the plurality of multiple-qubit entangled states is coupled to a plurality of the ancilla qubits.

78. 发明授权

US11342935B2 Cyclic redundancy check (CRC) system for detecting error in data communication 有权
公开(公告)号：US11342935B2
公开(公告)日：2022-05-24
申请号：US17022991
申请日：2020-09-16
申请人： SAMSUNG ELECTRONICS CO., LTD.
发明人： Abdul Latheef Abdul Kalam
IPC分类号： H03M13/09 , H03M13/00 , H04L1/00 , H03M13/53
摘要： A cyclic redundancy check (CRC) system includes an input unit, a plurality of CRC engines for 1 byte to n/2 byte, and an output unit. The input unit has a data de-multiplexer for receiving n byte data. The plurality of CRC engines for 1 byte to n/2 byte are connected to the data de-multiplexer for processing demultiplexed n byte data. The output unit has a data multiplexer for providing processed CRC output data. The plurality of CRC engines for 1 byte to n/2 byte are arranged in two columns. A first column includes one or more CRC engines for 1 byte to n/2 byte and a second column includes a CRC engine for n/2 byte.

79. 发明授权

US10944426B2 Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 4/15 and 256-symbol mapping, and bit interleaving method using same 有权
公开(公告)号：US10944426B2
公开(公告)日：2021-03-09
申请号：US16527480
申请日：2019-07-31
申请人： ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
发明人： Sung-Ik Park , Sun-Hyoung Kwon , Jae-Young Lee , Heung-Mook Kim , Nam-Ho Hur
IPC分类号： H03M13/11 , H03M13/25 , H03M13/27 , H03M13/00 , H03M13/17 , H03M13/53
摘要： A bit interleaver, a bit-interleaved coded modulation (BICM) device and a bit interleaving method are disclosed herein. The bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 64800 and a code rate of 4/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 256-symbol mapping.

80. 发明授权

US10581462B2 Signature-enabled polar encoder and decoder 有权
公开(公告)号：US10581462B2
公开(公告)日：2020-03-03
申请号：US15364521
申请日：2016-11-30
申请人： Yiqun Ge , Wuxian Shi
发明人： Yiqun Ge , Wuxian Shi
IPC分类号： H03M13/13 , H04L1/00 , H04L9/32 , H03M13/53
摘要： A signature-enabled Polar code encoder and decoder are provided. Signature bits are inserted in some unreliable bit positions. Different signature bits are inserted for different receivers. For a given codeword, only the receiver with knowledge of the signature can decode the codeword. Cyclic redundancy check (CRC) bits may be included in the input vector to assist in decoding.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式