会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 72. 发明申请
    • LOCAL OSCILLATOR (LO) GENERATOR WITH MULTI-PHASE DIVIDER AND PHASE LOCKED LOOP
    • 具有多相分离器和相位锁定环路的本地振荡器(LO)发生器
    • WO2014150575A1
    • 2014-09-25
    • PCT/US2014/023667
    • 2014-03-11
    • QUALCOMM INCORPORATED
    • LIU, LiNARATHONG, Chiewcharn
    • H03L7/18
    • H04B1/16H03L7/099H03L7/18
    • In one design, an apparatus includes an oscillator, a divider, and a phase locked loop (PLL). The oscillator receives a control signal and provides an oscillator signal having a frequency determined by the control signal. The divider receives the oscillator signal and generates multiple divided signals of different phases. The PLL receives a reference signal and a selected divided signal and generates the control signal for the oscillator. The divider is powered on and off periodically and wakes up in one of multiple possible states, with each state being associated with a different phase of the selected divided signal. Phase continuity of the selected divided signal is ensured by using the divider as part of the PLL. The PLL locks the selected divided signal to the reference signal, and the selected divided signal has continuous phase due to the reference signal having continuous phase.
    • 在一种设计中,装置包括振荡器,分频器和锁相环(PLL)。 振荡器接收控制信号并提供具有由控制信号确定的频率的振荡器信号。 分频器接收振荡器信号并产生不同相位的多个分频信号。 PLL接收参考信号和选择的分频信号,并产生振荡器的控制信号。 分频器周期性地通电和关断,并在多个可能状态之一中唤醒,每个状态与所选分频信号的不同相位相关联。 通过使用分频器作为PLL的一部分来确保所选分频信号的相位连续性。 PLL将所选择的分频信号锁定到参考信号,并且由于具有连续相位的参考信号,所选择的分频信号具有连续相位。
    • 75. 发明申请
    • FREQUENCY DIVIDER WITH DUTY CYCLE ADJUSTMENT WITHIN FEEDBACK LOOP
    • 频率分频器在反馈环路中进行占空比调整
    • WO2014209715A1
    • 2014-12-31
    • PCT/US2014/042920
    • 2014-06-18
    • QUALCOMM INCORPORATED
    • CHEN, Wu-HsinSRIDHARA, SriramgopalLIU, Li
    • H03K3/017H03K5/156H03K21/08
    • H03L7/18H03K3/017H03K5/1565H03K21/08
    • A frequency divider (300) with duty cycle adjustment within a feedback loop is disclosed. In an exemplary design, an apparatus includes at least one divider circuit (310a, 310b) and at least one duty cycle adjustment circuit (320a, 320b) coupled in a feedback loop. The divider circuit(s) receive a clock signal (input Clock) at a first frequency and provide at least one divided signal (Idivp, Idivn) at a second frequency, which is a fraction of the first frequency. The duty cycle adjustment circuit(s) adjust the duty cycle of the at least one divided signal and provide at least one duty cycle adjusted signal (ladjp, ladjn) to the divider circuit(s). The divider circuit(s) may include first and second latches (310a, 310b), and the duty cycle adjustment circuit(s) may include first and second duty cycle adjustment circuits (320a, 320b). The first and second latches and the first and second duty cycle adjustment circuits may be coupled in a feedback loop and may perform divide-by-2.
    • 公开了一种在反馈环路内进行占空比调整的分频器(300)。 在示例性设计中,装置包括耦合在反馈回路中的至少一个除法器电路(310a,310b)和至少一个占空比调整电路(320a,320b)。 分频器电路以第一频率接收时钟信号(输入时钟),并以第二频率提供至少一个分频信号(Idivp,Idivn),其为第一频率的一部分。 占空比调整电路调整至少一个分频信号的占空比,并向分频器电路提供至少一个占空比调整信号(ladjp,ladjn)。 分频器电路可以包括第一和第二锁存器(310a,310b),并且占空比调整电路可以包括第一和第二占空比调整电路(320a,320b)。 第一和第二锁存器以及第一和第二占空比调节电路可以耦合在反馈回路中并且可以执行除以2。
    • 78. 发明申请
    • LOW POWER LOCAL OSCILLATOR SIGNAL GENERATION
    • 低功率本地振荡器信号产生
    • WO2014018179A1
    • 2014-01-30
    • PCT/US2013/045381
    • 2013-06-12
    • QUALCOMM INCORPORATED
    • LIU, LiGUDEM, Prasad Srinivasa SivaBOSSU, FredericNARATHONG, Chiewcharn
    • H04W52/02
    • H04B17/004H04B17/102H04B17/20H04W52/0274Y02D70/00
    • A method and apparatus for providing an oscillating signal within a transmitter/receiver circuit is described. The transmitter/receiver circuit may include an oscillator that generates an oscillating signal that may be provided to a low power, low gain mixer of the transmitter/receiver circuit along a shorter circuit path that includes low power circuitry, such as low power buffers and low power frequency dividers. The oscillating signal may also be provided to a high power, high gain mixer along a longer circuit path that includes high power circuitry, such as high power buffers and high power frequency dividers. Specifically, the low power circuitry is adapted to consume less power in an ON state than the high power circuitry in an ON state, and the shorter circuit path has a shorter electrical path length than the longer circuit path.
    • 描述了一种用于在发射机/接收机电路内提供振荡信号的方法和装置。 发射机/接收机电路可以包括产生振荡信号的振荡器,该振荡信号可以沿着包括诸如低功率缓冲器和低功率缓冲器的低功率电路的较短电路路径提供给发射机/接收机电路的低功率低增益混频器 功率分频器 振荡信号还可以沿着包括高功率电路(例如高功率缓冲器和高功率分频器)的较长电路路径被提供给高功率高增益混频器。 具体地,低功率电路适于在ON状态下消耗比处于ON状态的高功率电路处于ON状态的更少的功率,并且较短的电路路径具有比较长电路路径更短的电路径长度。