专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明申请

US20090305640A1 Vehicle locating unit with improved power management method 有权
标题翻译：具有改进电源管理方式的车辆定位单元
公开(公告)号：US20090305640A1
公开(公告)日：2009-12-10
申请号：US12462949
申请日：2009-08-12
申请人： Frank Romano , Sampath Krishna , Son Nguyen , Jesse Rhodes , Philip Grahame Crewe , Daniel Jonathan Finchley Cletheroe , Mark Marsden , Steven Walter Greendale , Nigel James Watson , Ian Christopher Shroud , Timothy David Howe , Gerard Edward Smith
发明人： Frank Romano , Sampath Krishna , Son Nguyen , Jesse Rhodes , Philip Grahame Crewe , Daniel Jonathan Finchley Cletheroe , Mark Marsden , Steven Walter Greendale , Nigel James Watson , Ian Christopher Shroud , Timothy David Howe , Gerard Edward Smith
IPC分类号： H04B17/00
CPC分类号： G01S13/825 , H04W52/0245 , Y02D70/00
摘要： A method of checking messages from a network of communication sources includes initially testing the signal strength of a plurality of communication sources, storing the identity of the communication sources with the two strongest signals, and alternatively entering a sleep mode and a wake-up mode, the wake-up mode synchronized to the communication source with the strongest signal. The method further includes testing the signal strength of one additional communication source, switching synchronization to the additional communication source if said source presents a signal stronger than the signal of a stored communication source with the strongest signal, and replacing the identity of any stored communication source if an additional communication sources tested in sequence presents a signal stronger than the signal of said stored communication source.
摘要翻译：检查来自通信源网络的消息的方法包括：首先测试多个通信源的信号强度，存储通信源的身份与两个最强信号，或者进入睡眠模式和唤醒模式，唤醒模式与通信源同步，具有最强的信号。该方法还包括测试一个附加通信源的信号强度，如果所述源呈现比具有最强信号的存储的通信源的信号更强的信号，则将同步切换到附加通信源，并且替换任何存储的通信源的标识如果依次测试的另外的通信源提供比所述存储的通信源的信号更强的信号。

72. 发明申请

US20090222083A1 MULTI-WINDOW GUIDE TUNNEL 有权
标题翻译：多窗口导轨
公开(公告)号：US20090222083A1
公开(公告)日：2009-09-03
申请号：US12366553
申请日：2009-02-05
申请人： Huu NGUYEN , Son Nguyen , Eugene Serina , Tammy Y. Tam
发明人： Huu NGUYEN , Son Nguyen , Eugene Serina , Tammy Y. Tam
IPC分类号： A61B17/03 , A61F2/24
CPC分类号： A61B17/10 , A61B17/00234 , A61B17/0401 , A61B17/064 , A61B17/068 , A61B17/0682 , A61B17/0684 , A61B2017/00243 , A61B2017/00783 , A61B2017/00867 , A61B2017/0409 , A61B2017/0414 , A61B2017/0464 , A61F2/2445 , A61F2/2451
摘要： Described herein are devices and methods for delivering implants that comprise multiple coupled anchors. The anchors are secured to tissue using a multi-opening guide tunnel that is configured to releasably retain one or more portions of the implant located between two of the anchors. The releasable retention of one or more intervening portions of the implant maintains the position of the implant and the guide tunnel until the implant is secured to the tissue. The multi-opening guide tunnel permits securement of the multiple anchors without requiring repositioning of the guide tunnel for each anchor.
摘要翻译：这里描述了用于递送包括多个连接的锚的植入物的装置和方法。使用构造成可释放地保持位于两个锚定件之间的植入物的一个或多个部分的多开口引导隧道将锚固定到组织。植入物的一个或多个中间部分的可释放保留维持植入物和引导通道的位置，直到植入物固定到组织。多开口引导通道允许固定多个锚，而不需要为每个锚重新定位引导隧道。

73. 发明授权

US07511606B2 Vehicle locating unit with input voltage protection 有权
标题翻译：具有输入电压保护的车辆定位单元
公开(公告)号：US07511606B2
公开(公告)日：2009-03-31
申请号：US11131846
申请日：2005-05-18
申请人： Frank Romano , Sampath Krishna , Son Nguyen , Jesse Rhodes , Philip Grahame Crewe , Daniel Jonathan Finchley Cletheroe , Mark Marsden , Steven Walter Greendale , Nigel James Watson , Ian Christopher Stroud , Timothy David Howe , Gerard Edward Smith , Colin Richard Smithers
发明人： Frank Romano , Sampath Krishna , Son Nguyen , Jesse Rhodes , Philip Grahame Crewe , Daniel Jonathan Finchley Cletheroe , Mark Marsden , Steven Walter Greendale , Nigel James Watson , Ian Christopher Stroud , Timothy David Howe , Gerard Edward Smith , Colin Richard Smithers
IPC分类号： B60R25/10
CPC分类号： B60R25/33 , B60R25/102
摘要： A vehicle locating unit with a receiver for receiving a signal from a network of communication sources, a transponder activated when a communication source sends a message to the receiver, and a power supply regulating circuit for regulating a nominal input voltage and powering the receiver and the transponder. A protection circuit is responsive to an injected input voltage and configured to clamp the injected (high level) input voltage at a predetermined maximum voltage.
摘要翻译：一种车辆定位单元，具有用于从通信源的网络接收信号的接收器，当通信源向接收器发送消息时被激活的应答器，以及用于调节标称输入电压并为接收器供电的电源调节电路，转发器保护电路响应于注入的输入电压并被配置为将注入的（高电平）输入电压钳位在预定的最大电压。

74. 发明申请

US20080063798A1 PRECURSORS AND HARDWARE FOR CVD AND ALD 审中-公开
标题翻译： CVD和ALD的前兆和硬件
公开(公告)号：US20080063798A1
公开(公告)日：2008-03-13
申请号：US11847158
申请日：2007-08-29
申请人： Shreyas Kher , Son Nguyen , Pravin Narwankar , Sanjeev Tandon , Steve Jumper , Vincent Sermona
发明人： Shreyas Kher , Son Nguyen , Pravin Narwankar , Sanjeev Tandon , Steve Jumper , Vincent Sermona
IPC分类号： C23C16/22
CPC分类号： C23C16/4404 , C23C16/34 , C23C16/405 , C23C16/45544 , C23C16/45553 , C23C16/45561 , C23C16/45582
摘要： The present invention generally comprises an apparatus for depositing high k dielectric or metal gate materials in which toxic, flammable, or pyrophoric precursors may be used. Exhaust conduits may be placed on the liquid precursor or solid precursor delivery cabinet, the gas panel, and the water vapor generator area. The exhaust conduits permit a technician to access the apparatus without undue exposure to toxic, pyrophoric, or flammable gases that may collect within the liquid deliver cabinet, gas panel, and water vapor generator area.
摘要翻译：本发明通常包括用于沉积高k电介质或金属栅极材料的装置，其中可以使用有毒的，易燃的或发火的前体。排气管可以放置在液体前体或固体前体输送柜，气体面板和水蒸气发生器区域上。排气管道允许技术人员访问设备，而不会过度暴露于可能在液体输送柜，气体面板和水蒸汽发生器区域内收集的有毒，自燃或可燃气体。

75. 发明申请

US20070146386A1 Anti-aliased tagging using look-up table edge pixel identification 失效
标题翻译：使用查找表边缘像素识别的抗锯齿标签
公开(公告)号：US20070146386A1
公开(公告)日：2007-06-28
申请号：US11317782
申请日：2005-12-23
申请人： Robert Loce , Beilei Xu , Stuart Schweid , Son Nguyen , Michael Branciforte
发明人： Robert Loce , Beilei Xu , Stuart Schweid , Son Nguyen , Michael Branciforte
IPC分类号： G09G5/00
CPC分类号： G06T11/203
摘要： The teachings provided herein disclose an image processing method for rendering a digital image possessing anti-aliased pixels by selecting a target pixel location within the digital image; observing a set of pixels within a pixel observation window superimposed on the digital image relative to the target pixel location; generating edge-state codes for a plurality of pairs of neighboring vectors of pixels within the pixel observation window; generating edge-identification codes from the plurality of edge-state codes using at least one look-up table; and, utilizing the edge-identification codes to select and apply to the digital image at the target pixel either anti-aliased rendering or conventional halftoning. The anti-aliasing may employ pixel signals that are high addressable and directionally biased to a particular orientation.
摘要翻译：本文提供的教导公开了一种图像处理方法，用于通过选择数字图像内的目标像素位置来渲染具有抗锯齿像素的数字图像; 观察相对于目标像素位置叠加在数字图像上的像素观察窗内的一组像素; 为所述像素观察窗口内的多个相邻像素向量对生成边缘状态代码; 使用至少一个查找表从所述多个边缘状态代码生成边缘识别码; 并且利用边缘识别码选择并应用于目标像素处的数字图像，即抗锯齿渲染或常规半色调。抗混叠可以采用高可寻址性并且被定向偏置于特定取向的像素信号。

76. 发明申请

US20070002493A1 APPARATUS FOR PROVIDING AN ALIGNED COIL FOR AN INDUCTIVE HEAD STRUCTURE USING A PATTERNED SEED LAYER 审中-公开
标题翻译：用于使用图案种子层为感应头结构提供对齐线圈的装置
公开(公告)号：US20070002493A1
公开(公告)日：2007-01-04
申请号：US11470594
申请日：2006-09-06
申请人： Thomas Dinan , Jeffrey Lille , Son Nguyen , Hugo Santini
发明人： Thomas Dinan , Jeffrey Lille , Son Nguyen , Hugo Santini
IPC分类号： G11B5/147
CPC分类号： G11B5/486 , G11B5/17 , G11B5/313 , G11B5/3163 , G11B5/3967 , H01F17/0006 , H01F41/043 , H01F41/046 , Y10T29/4902 , Y10T29/4906 , Y10T29/49062 , Y10T29/49064 , Y10T29/49073
摘要： An apparatus for providing an aligned coil for an inductive head structure using a patterned seed layer is disclosed. The present invention uses an aligned process where the base plate imprint is fabricated on an electrically insulating layer and the reversed image is fabricated and etched into the coil insulation material, e.g., hard bake photoresist to alleviate the problems associated with complete ion removal of the seed layer between high aspect ratio coils. The present invention would also not be prone to plating non-uniformities (voids), and would not be subject to seed layer undercutting in a wet etch step process.
摘要翻译：公开了一种用于使用图案化种子层提供用于感应头结构的对准线圈的装置。本发明使用对准的工艺，其中基板印版制造在电绝缘层上，并且反转的图像被制造并蚀刻到线圈绝缘材料中，例如硬烘烤光致抗蚀剂以减轻与种子的完全离子去除相关的问题高纵横比线圈之间的层。本发明也不易于电镀不均匀（空隙），并且在湿法蚀刻步骤中不会经受种子层底切。

77. 发明申请

US20060202311A1 LOW k DIELECTRIC CVD FILM FORMATION PROCESS WITH IN-SITU IMBEDDED NANOLAYERS TO IMPROVE MECHANICAL PROPERTIES 有权
标题翻译：低k电介质CVD薄膜形成工艺，具有改善机械性能的现场纳米复合纳米粒子
公开(公告)号：US20060202311A1
公开(公告)日：2006-09-14
申请号：US10906815
申请日：2005-03-08
申请人： Son Nguyen , Sarah Lane , Eric Liniger , Kensaku Ida , Darryl Restaino
发明人： Son Nguyen , Sarah Lane , Eric Liniger , Kensaku Ida , Darryl Restaino
IPC分类号： H01L23/58 , H01L21/469 , H01L23/52
CPC分类号： H01L21/76801 , H01L21/02126 , H01L21/022 , H01L21/02216 , H01L21/02274 , H01L21/0234 , H01L21/02348 , H01L21/02351 , H01L21/02354 , H01L21/3105 , H01L21/31633 , H01L21/76825 , H01L21/76826 , H01L21/76828 , H01L21/76829 , H01L21/76834 , H01L23/5222 , H01L23/53295 , H01L2924/0002 , H01L2924/00
摘要： A low k dielectric stack having an effective dielectric constant k, of about 3.0 or less, in which the mechanical properties of the stack are improved by introducing at least one nanolayer into the dielectric stack. The improvement in mechanical properties is achieved without significantly increasing the dielectric constant of the films within the stack and without the need of subjecting the inventive dielectric stack to any post treatment steps. Specifically, the present invention provides a low k dielectric stack that comprises at least one low k dielectric material and at least one nanolayer present within the at least one low k dielectric material.
摘要翻译：具有约3.0或更小的有效介电常数k的低k电介质堆叠，其中通过将至少一个纳米层引入电介质叠层来提高堆叠的机械性能。在不显着增加叠层内的膜的介电常数并且不需要使本发明的电介质叠层进行任何后处理步骤的情况下，实现机械性能的改善。具体地，本发明提供了一种低k电介质堆叠，其包含至少一个低k电介质材料和存在于至少一个低k电介质材料内的至少一个纳米层。

78. 发明授权

US06956865B1 Technique for dynamically adjusting lookahead time for channel map messages to achieve optimal packet performance over an access network 有权
标题翻译：技术用于动态调整通道图消息的前视时间，以实现接入网络的最佳数据包性能
公开(公告)号：US06956865B1
公开(公告)日：2005-10-18
申请号：US09479433
申请日：2000-01-07
申请人： Sunil Khaunte , Guenter Roeck , Chrisanto Leano , Son Nguyen
发明人： Sunil Khaunte , Guenter Roeck , Chrisanto Leano , Son Nguyen
IPC分类号： H04B7/212 , H04L12/28
CPC分类号： H04L12/2801
摘要： A technique is described for improving packet performance in an access network. The access network comprises a Head End and a plurality of nodes. The access network further includes at least one shared-access upstream channel used by the first plurality of nodes to communicate with the Head End. Propagation delay data associated with at least a portion of the plurality of nodes using the at least one upstream channel is obtained. The propagation delay data is then used to dynamically adjust the lookahead time value associated with the generating of MAP messages for the at least one upstream channel.
摘要翻译：描述了一种用于提高接入网络中的分组性能的技术。接入网络包括头端和多个节点。接入网络还包括由第一多个节点使用以与头端通信的至少一个共享接入上行信道。获得与使用至少一个上行信道的多个节点的至少一部分相关联的传播延迟数据。传播延迟数据然后用于动态调整与为至少一个上行信道生成MAP消息相关联的前瞻时间值。

79. 发明申请

US20050047014A1 Apparatus for patterning a self-aligned coil using a damascene process 有权
标题翻译：用于使用镶嵌工艺图案化自对准线圈的装置
公开(公告)号：US20050047014A1
公开(公告)日：2005-03-03
申请号：US10652877
申请日：2003-08-29
申请人： Daniel Bedell , Quang Le , Edward Lee , Son Nguyen , Vladimir Nikitin , Murali Ramasubramanian
发明人： Daniel Bedell , Quang Le , Edward Lee , Son Nguyen , Vladimir Nikitin , Murali Ramasubramanian
IPC分类号： G11B5/127 , G11B5/147
CPC分类号： G11B5/127
摘要： An apparatus for patterning a self-aligned coil using a damascene process is disclosed. Coil pockets are formed in a first insulation layer disposed over a first pole layer. A barrier/seed layer is deposited along walls of the coil pockets in the insulation layer. Copper is formed in the coil pockets and over the insulation layer. The copper is planarized down to the insulation layer. The self-aligned coil process packs more copper into the same coil pocket and relaxes the coil alignment tolerance. Protrusions are prevented because of the more efficient and uniform spacing of the coil to reduce heat buildup in the head during a write.
摘要翻译：公开了一种使用镶嵌工艺图案化自对准线圈的装置。在设置在第一极层上的第一绝缘层中形成线圈腔。隔离层/籽晶层沿绝缘层中的线圈袋的壁被沉积。在线圈袋中形成铜，并在绝缘层上形成铜。铜平坦化到绝缘层。自对准线圈工艺将更多的铜包装到相同的线圈袋中，并松弛线圈对准公差。由于在写入期间线圈的间隔更加有效和均匀以减少头部的积聚，所以防止了突起。

80. 发明授权

US06714903B1 Placement and routing of circuits using a combined processing/buffer cell 失效
标题翻译：使用组合处理/缓冲单元的电路布局和布线
公开(公告)号：US06714903B1
公开(公告)日：2004-03-30
申请号：US09113995
申请日：1998-07-10
申请人： Wei-Mun Chu , Sudhakar R. Gouravaram , Son Nguyen
发明人： Wei-Mun Chu , Sudhakar R. Gouravaram , Son Nguyen
IPC分类号： G06F1710
CPC分类号： G06F17/5068 , G06F17/505
摘要： A cell for inclusion in a cell library used in designing integrated circuits. The cell includes a signal processing circuit and a buffer circuit for buffering a signal external to an integrated circuit in which the cell is to be included. The cell also includes layout information for specifying a layout of an interconnecting trace between the signal processing circuit and the buffer circuit. The invention is also directed to a method for performing layout and routing during design of an integrated circuit, in which cells are obtained from a cell library, the obtained cells are laid out on an integrated circuit die, interconnections are routed between the cells. According to this aspect of the invention, one of the cells obtained from the cell library, referred to as a combined cell, includes (1) a signal processing circuit; (2) a buffer circuit for buffering a signal external to the integrated circuit in which the combined cell is to be included; and (3) layout information for specifying a layout of an interconnecting trace between the signal processing circuit and the buffer circuit.
摘要翻译：用于包含在用于设计集成电路的单元库中的单元。该单元包括信号处理电路和缓冲电路，用于缓冲其中要包括单元的集成电路的外部信号。单元还包括用于指定信号处理电路和缓冲电路之间的互连迹线的布局的布局信息。本发明还涉及一种用于在设计集成电路的设计期间执行布局和布线的方法，其中从单元库获得单元，所获得的单元布置在集成电路管芯上，互连在单元之间布线。根据本发明的这个方面，从被称为组合单元的单元库获得的单元之一包括（1）信号处理电路; （2）用于缓冲集成电路外部的信号的缓冲电路，其中组合的单元将被包括在该集成电路中; 以及（3）用于指定信号处理电路和缓冲电路之间的互连迹线的布局的布局信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式