会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 71. 发明授权
    • Self-extinguishing type circuit interrupter
    • 自熄型电路断路器
    • US4239949A
    • 1980-12-16
    • US889548
    • 1978-03-23
    • Masami KiiYoshihiro UedaKoji Ibuki
    • Masami KiiYoshihiro UedaKoji Ibuki
    • H01H33/98H01H33/74
    • H01H33/98
    • A self-extinguishing circuit interrupter wherein a pair of separable contacts is disposed within an arc extinguishing gas. Energy of an electric arc established between the separated contacts is utilized to increase the pressure of the arc extinguishing gas, and the high pressure gas thus generated is introduced into a pressure chamber to be stored therein. When the arc current approaches zero, the high pressure gas within the pressure chamber is puffed to the arc to extinguish it. A plurality of pressure chambers are axially disposed, i.e., in the direction in which the movable contact moves, thereby improving the arc extinguishing capability of the circuit interrupter.
    • 一种自熄电路断路器,其中一对可分离触点设置在灭弧气体内。 利用在分离的触点之间建立的电弧的能量来增加灭弧气体的压力,并将由此产生的高压气体引入压力室以储存在其中。 当电弧电流接近零时,压力室内的高压气体膨胀到电弧以使其熄灭。 多个压力室被轴向设置,即在可动触头移动的方向上,从而提高断路器的灭弧能力。
    • 74. 发明授权
    • Driving method of semiconductor storage device and semiconductor storage device
    • 半导体存储器件和半导体存储器件的驱动方法
    • US09058884B2
    • 2015-06-16
    • US13601492
    • 2012-08-31
    • Yoshihiro Ueda
    • Yoshihiro Ueda
    • G11C11/00G11C11/14G11C11/15G11C11/16
    • G11C11/16G11C11/1673G11C11/1693
    • A memory includes storage elements, a signal holding part and a sense amplifier. A driving-method includes a read operation for reading target data stored in a first storage element of the storage elements. In the read operation, the signal holding part holds a first voltage according to the target data. First sample data of a first logic is written to the first storage element. The signal holding part holds a second voltage according to the first sample data. Second sample data of a second logic opposite to the first logic is written to the first storage element. The signal holding part holds a third voltage according to the second sample data. The sense amplifier compares a read signal based on the first voltage with a reference signal generated based on the second and third voltages to detect a logic of the target data stored in the first storage element.
    • 存储器包括存储元件,信号保持部分和读出放大器。 驱动方法包括用于读取存储在存储元件的第一存储元件中的目标数据的读取操作。 在读取操作中,信号保持部分根据目标数据保持第一电压。 将第一逻辑的第一样本数据写入第一存储元件。 信号保持部根据第一采样数据保持第二电压。 与第一逻辑相反的第二逻辑的第二采样数据被写入第一存储元件。 信号保持部根据第二采样数据保持第三电压。 感测放大器将基于第一电压的读取信号与基于第二和第三电压产生的参考信号进行比较,以检测存储在第一存储元件中的目标数据的逻辑。
    • 75. 发明授权
    • Semiconductor storage device and test method thereof
    • 半导体存储装置及其测试方法
    • US08873273B2
    • 2014-10-28
    • US13409801
    • 2012-03-01
    • Yoshihiro Ueda
    • Yoshihiro Ueda
    • G11C11/00
    • G11C29/028G11C11/1653G11C11/1673G11C13/0004G11C13/0007G11C13/004G11C29/026G11C2013/0054
    • A memory includes memory cells each storing data according to a change in a resistance state, and reference cells referred to in order to detect data stored in the memory cells. Sense amplifiers compare reference data in the reference cells with data in the memory cells to detect the data in the memory cells. A counter counts a number NH of the memory cells having a resistance higher than a resistance of each reference cell or a number NL of the memory cells having a resistance lower than the resistance of each reference cell based on a result of detecting first logical data stored in the memory cells using each reference cell storing the first logical data. A determining part determines one of the reference cells as an optimum reference cell used in an actual data reading operation based on the number NH or NL for the reference cells.
    • 存储器包括各自根据电阻状态的变化存储数据的存储器单元,以及参考单元,以便检测存储在存储器单元中的数据。 检测放大器将参考单元中的参考数据与存储单元中的数据进行比较,以检测存储单元中的数据。 基于检测到的第一逻辑数据的结果,计数器对具有比每个参考单元的电阻高的存储单元的数量NH或具有低于每个参考单元的电阻的电阻的存储单元的数量NL计数 在使用存储第一逻辑数据的每个参考单元的存储单元中。 确定部分基于参考单元的数量NH或NL,将参考单元之一确定为在实际数据读取操作中使用的最佳参考单元。
    • 76. 发明授权
    • Magnetic memory
    • 磁记忆
    • US08514614B2
    • 2013-08-20
    • US12885175
    • 2010-09-17
    • Takafumi ShimizuKenji TsuchidaYoshihiro Ueda
    • Takafumi ShimizuKenji TsuchidaYoshihiro Ueda
    • G11C11/00
    • G11C11/1675G11C11/1673
    • According to one embodiment, a magnetic memory includes a magnetoresistive element includes a fixed layer whose magnetization direction is fixed, a recording layer whose magnetization direction is variable and a nonmagnetic layer disposed between the fixed layer and the recording layer. A direction of a read current is set to a first direction in a case where an expression of MR ratio ≧|Ic+/Ic−|−1 is satisfied if a critical current of the first direction used to write the magnetoresistive element to the parallel state is set to Ic− and a critical current of a second direction used to write the magnetoresistive element to the anti-parallel state is set to Ic+.
    • 根据一个实施例,磁存储器包括磁阻元件,其包括其磁化方向固定的固定层,其磁化方向可变的记录层和设置在固定层和记录层之间的非磁性层。 如果用于将磁阻元件写入平行的第一方向的临界电流满足MR ratio> = | Ic + / Ic- | -1的表达式的情况下,将读取电流的方向设置为第一方向 状态被设定为Ic-,将用于将磁阻元件写入反并联状态的第二方向的临界电流设定为Ic +。
    • 78. 发明申请
    • SEMICONDUCTOR MEMORY
    • 半导体存储器
    • US20120230090A1
    • 2012-09-13
    • US13415662
    • 2012-03-08
    • Masahiro TakahashiYoshihiro Ueda
    • Masahiro TakahashiYoshihiro Ueda
    • G11C11/16
    • G11C11/16G11C11/1659G11C11/1675
    • A semiconductor memory has a first switch circuit and a second switch circuit. The semiconductor memory has a row decoder that controls a voltage of a word line. The semiconductor memory has a first writing circuit including a first signal terminal connected to one end of the first switch circuit to input and output a writing current. The semiconductor memory has a second writing circuit including a second signal terminal connected to a one end of the second switch circuit to input and output the writing current. The semiconductor memory has a select transistor including a control terminal connected to the word line. The semiconductor memory has a resistance change element that is connected in series with the select transistor between the first bit line and the second bit line and varies in resistance value depending on an applied current.
    • 半导体存储器具有第一开关电路和第二开关电路。 半导体存储器具有控制字线电压的行解码器。 半导体存储器具有第一写入电路,该第一写入电路包括连接到第一开关电路的一端的第一信号端子,以输入和输出写入电流。 半导体存储器具有第二写入电路,该第二写入电路包括连接到第二开关电路的一端的第二信号端子,以输入和输出写入电流。 半导体存储器具有包括连接到字线的控制端的选择晶体管。 半导体存储器具有与第一位线和第二位线之间的选择晶体管串联连接的电阻变化元件,并且根据所施加的电流而改变电阻值。
    • 79. 发明申请
    • SEMICONDUCTOR STORAGE DEVICE AND TEST METHOD THEREOF
    • 半导体存储器件及其测试方法
    • US20120224412A1
    • 2012-09-06
    • US13409801
    • 2012-03-01
    • Yoshihiro Ueda
    • Yoshihiro Ueda
    • G11C11/00
    • G11C29/028G11C11/1653G11C11/1673G11C13/0004G11C13/0007G11C13/004G11C29/026G11C2013/0054
    • A memory includes memory cells each storing data according to a change in a resistance state, and reference cells referred to in order to detect data stored in the memory cells. Sense amplifiers compare reference data in the reference cells with data in the memory cells to detect the data in the memory cells. A counter counts a number NH of the memory cells having a resistance higher than a resistance of each reference cell or a number NL of the memory cells having a resistance lower than the resistance of each reference cell based on a result of detecting first logical data stored in the memory cells using each reference cell storing the first logical data. A determining part determines one of the reference cells as an optimum reference cell used in an actual data reading operation based on the number NH or NL for the reference cells.
    • 存储器包括各自根据电阻状态的变化存储数据的存储器单元,以及参考单元,以便检测存储在存储器单元中的数据。 检测放大器将参考单元中的参考数据与存储单元中的数据进行比较,以检测存储单元中的数据。 基于检测到的第一逻辑数据的结果,计数器对具有比每个参考单元的电阻高的存储单元的数量NH或具有低于每个参考单元的电阻的电阻的存储单元的数量NL计数 在使用存储第一逻辑数据的每个参考单元的存储单元中。 确定部分基于参考单元的数量NH或NL,将参考单元之一确定为在实际数据读取操作中使用的最佳参考单元。