专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

71. 发明授权

US06564315B1 Scheduler which discovers non-speculative nature of an instruction after issuing and reissues the instruction 有权
标题翻译：调度程序在发布和重新发出指令后发现指令的非推测性质
公开(公告)号：US06564315B1
公开(公告)日：2003-05-13
申请号：US09476322
申请日：2000-01-03
申请人： James B. Keller , Ramsey W. Haddad , Stephan G. Meier
发明人： James B. Keller , Ramsey W. Haddad , Stephan G. Meier
IPC分类号： G06F9312
CPC分类号： G06F9/3842 , G06F9/3836 , G06F9/3838 , G06F9/384 , G06F9/3857 , G06F9/3859 , G06F9/3861
摘要： A scheduler issues instruction operations for execution, but also retains the instruction operations. If a particular instruction operation is subsequently found to be required to execute non-speculatively, the particular instruction operation is still stored in the scheduler. Subsequent to determining that the particular operation has become non-speculative (through the issuance and execution of instruction operations prior to the particular instruction operation), the particular instruction operation may be reissued from the scheduler. The penalty for incorrect scheduling of instruction operations which are to execute non-speculatively may be reduced as compared to purging the particular instruction operation and younger instruction operations from the pipeline and refetching the particular instruction operation. Additionally, the scheduler may maintain the dependency indications for each instruction operation which has been issued. If the particular instruction operation is reissued, the instruction operations which are dependent on the particular instruction operation (directly or indirectly) may be identified via the dependency indications. The scheduler reissues the dependent instruction operations as well. Instruction operations which are subsequent to the particular instruction operation in program order but which are not dependent on the particular instruction operation are not reissued. Accordingly, the penalty for incorrect scheduling of instruction operations which are to be executed non-speculatively may be further decreased over the purging of the particular instruction and all younger instruction operations and refetching the particular instruction operation.
摘要翻译：调度器执行指令操作，还保留指令操作。如果随后发现特定的指令操作被要求非推测地执行，则特定的指令操作仍然存储在调度器中。在确定特定操作已经变得不推测（通过在特定指令操作之前发出和执行指令操作）之后，特定指令操作可以从调度器重新发行。与从流水线中清除特定的指令操作和较年轻的指令操作以及重新指定特定的指令操作相比，与推测性地执行的指令操作的不正确调度的惩罚可能会减少。此外，调度器可以维护已经发出的每个指令操作的依赖指示。如果重新发出特定的指令操作，则可以通过依赖指示来识别依赖于特定指令操作（直接或间接）的指令操作。调度程序也重新发出相关的指令操作。不按照程序顺序执行特定指令操作但不依赖于特定指令操作的指令操作不重新发行。相应地，可以通过清除特定指令和所有更年轻的指令操作并重新获取特定的指令操作来进一步减少非推测性地执行不正确地调度指令操作的惩罚。

72. 发明授权

US06529999B1 Computer system implementing system and method for ordering write operations and maintaining memory coherency 有权
标题翻译：用于排序写入操作和维持内存一致性的计算机系统实现系统和方法
公开(公告)号：US06529999B1
公开(公告)日：2003-03-04
申请号：US09428642
申请日：1999-10-27
申请人： James B. Keller , Derrick R. Meyer
发明人： James B. Keller , Derrick R. Meyer
IPC分类号： G06F1200
CPC分类号： G06F12/0813 , G06F12/0831
摘要： A computer system is presented implementing a system and method for properly ordering write operations. The system and method for properly ordering write operations aids in maintaining memory coherency within the computer system. The computer system includes multiple interconnected processing nodes. One or more of the processing nodes includes a central processing unit (CPU) and/or a cache memory, and one or more of the processing nodes includes a memory controller coupled to a memory. The CPU or cache generates a write command to store data within the memory. The memory controller receives the write command and responds to the write command by issuing a target done response to the CPU or cache after the memory controller: (i) properly orders the write command within the memory controller with respect to other commands pending within the memory controller, and (ii) determines that a coherency state with respect to the write command has been established within the computer system.
摘要翻译：提出了一种实现用于正确排序写入操作的系统和方法的计算机系统。用于正确排序写入操作的系统和方法有助于维持计算机系统内的内存一致性。计算机系统包括多个互连的处理节点。一个或多个处理节点包括中央处理单元（CPU）和/或高速缓存存储器，并且一个或多个处理节点包括耦合到存储器的存储器控制器。 CPU或缓存生成写入命令以将数据存储在存储器中。存储器控制器接收写入命令并通过在存储器控制器之后向CPU或高速缓冲存储器发出目标完成响应来响应写入命令：（i）相对于存储器内的其他命令正确地命令存储器控制器内的写入命令控制器，以及（ii）确定在计算机系统内已经建立了相对于写命令的一致性状态。

73. 发明授权

US06434640B1 Unload counter adjust logic for a receiver buffer 有权
标题翻译：接收缓冲区的卸载计数器调整逻辑
公开(公告)号：US06434640B1
公开(公告)日：2002-08-13
申请号：US09320134
申请日：1999-05-25
申请人： James B. Keller
发明人： James B. Keller
IPC分类号： G06F300
CPC分类号： G06F5/14
摘要： A computer system employs a distributed set of links between processing nodes (each processing node including at least one processor). Each link includes a clock signal which is transmitted with and in the same direction as the signals carrying information on the link. The line carrying the clock signal may be matched to the information lines, controlling skew and transport time differences to allow for high frequency operation. Because the clock signals at a transmitter and a receiver may not have a common source, a receive buffer may be employed. Data transmitted across the link is stored into the receive buffer responsive to the transmitter clock signal (e.g. by maintaining a load pointer controlled according to the transmitter clock), and is removed from the buffer responsive to the receiver clock signal (e.g. by maintaining an unload pointer controlled according to the receiver clock). The buffer includes sufficient entries for data to account for clock uncertainties (e.g. skew and jitter). Additionally, the receiver includes unload pointer adjust logic which monitors the transmitter clock signal and the receiver clock signal for differences (e.g. differences in frequency). The unload pointer adjust logic makes adjustments to the unload pointer to account for the differences in the clock signal, and hence to maintain integrity of the data transmitted by preventing the load and unload pointers from overrunning each other in the buffer.
摘要翻译：计算机系统使用处理节点之间的分布式链路集合（每个处理节点包括至少一个处理器）。每个链路包括一个时钟信号，该时钟信号与在该链路上承载信息的信号沿方向相同。携带时钟信号的线路可以与信息线路匹配，控制偏移和传送时间差以允许高频率操作。因为在发射机和接收机处的时钟信号可能不具有公共源，所以可以采用接收缓冲器。响应于发射机时钟信号（例如通过保持根据发射机时钟控制的负载指针），跨链路发送的数据被存储到接收缓冲器中，并且响应于接收机时钟信号而从缓冲器中移除（例如通过保持卸载指针根据接收机时钟控制）。缓冲器包括用于数据的足够条目以考虑时钟不确定性（例如，偏斜和抖动）。此外，接收机包括卸载指针调整逻辑，其监测发射机时钟信号和接收机时钟信号的差异（例如频率差异）。卸载指针调整逻辑对卸载指针进行调整，以解决时钟信号的差异，从而通过防止加载和卸载指针在缓冲器中超越彼此而传输的数据的完整性。

74. 发明授权

US06397302B1 Method and apparatus for developing multiprocessor cache control protocols by presenting a clean victim signal to an external system 失效
标题翻译：通过向外部系统提供干净的受害者信号来开发多处理器缓存控制协议的方法和装置
公开(公告)号：US06397302B1
公开(公告)日：2002-05-28
申请号：US09099304
申请日：1998-06-18
申请人： Rahul Razdan , James B. Keller , Richard E. Kessler
发明人： Rahul Razdan , James B. Keller , Richard E. Kessler
IPC分类号： G06F1212
CPC分类号： G06F12/0822
摘要： A multiprocessor system includes a plurality of processors, each processor having one or more caches local to the processor, and a memory controller connectable to the plurality of processors and a main memory. The memory controller manages the caches and the main memory of the multiprocessor system. A processor of the multiprocessor system is configurable to evict from its cache a block of data. The selected block may have a clean coherence state or a dirty coherence state. The processor communicates a notify signal indicating eviction of the selected block to the memory controller. In addition to sending a write victim notify signal if the selected block has a dirty coherence state, the processor sends a clean victim notify signal if the selected block has a clean coherence state.
摘要翻译：多处理器系统包括多个处理器，每个处理器具有处理器本地的一个或多个高速缓存，以及可连接到多个处理器和主存储器的存储器控制器。存储器控制器管理多处理器系统的高速缓存和主存储器。多处理器系统的处理器可配置为从其缓存中驱逐数据块。所选择的块可以具有干净的相干状态或脏相干状态。处理器将指示所选块的驱逐的通知信号传送到存储器控制器。如果所选择的块具有脏相干状态，则除了发送写入受害者通知信号之外，如果所选择的块具有干净的相干状态，则处理器发送干净的受害者通知信号。

75. 发明授权

US06370621B1 Memory cancel response optionally cancelling memory controller's providing of data in response to a read operation 有权
标题翻译：存储器取消响应可选地取消存储器控制器响应于读取操作提供的数据
公开(公告)号：US06370621B1
公开(公告)日：2002-04-09
申请号：US09217699
申请日：1998-12-21
申请人： James B. Keller
发明人： James B. Keller
IPC分类号： G06F1300
CPC分类号： G06F12/0813
摘要： A messaging scheme that conserves system memory bandwidth during a memory read operation in a multiprocessing computer system is described. A source processing node sends a memory read command to a target processing node to read data from a designated memory location in a system memory associated with the target processing node. The target node transmits a read response to the source node containing the requested data and also concurrently transmits a probe command to one or more of the remaining nodes in the multiprocessing computer system. In response to the probe command each remaining processing node checks whether the processing node has a cached copy of the requested data. If a processing node, other than the source and the target nodes, finds a modified cached copy of the designated memory location, that processing node responds with a memory cancel response sent to the target node and a read response sent to the source node. The read response contains the modified cache block containing the requested data, and the memory cancel response causes the target node to abort further processing of the memory read command, and to stop transmission of the read response, if the target node hasn't transmitted the read response yet. The memory cancel message thus attempts to avoid relatively lengthy and time-consuming system memory accesses when the system memory has a stale data.
摘要翻译：描述了在多处理计算机系统中的存储器读取操作期间节省系统存储器带宽的消息传递方案。源处理节点向目标处理节点发送存储器读取命令，以从与目标处理节点相关联的系统存储器中的指定存储器位置读取数据。目标节点向包含所请求数据的源节点发送读取响应，并且还向多处理计算机系统中的一个或多个剩余节点发送探测命令。响应于探测命令，每个剩余的处理节点检查处理节点是否具有所请求数据的缓存副本。如果除了源节点和目标节点之外的处理节点找到指定的存储器位置的经修改的缓存副本，则该处理节点以发送到目标节点的存储器取消响应和发送到源节点的读取响应进行响应。读取响应包含包含所请求数据的经修改的高速缓存块，并且存储器取消响应导致目标节点中止对存储器读取命令的进一步处理，并且停止读取响应的传输，如果目标节点尚未发送阅读回应。因此，当系统存储器具有陈旧数据时，存储器取消消息尝试避免相对冗长且耗时的系统存储器访问。

76. 发明授权

US06295583B1 Method and apparatus for resolving probes in multi-processor systems which do not use external duplicate tags for probe filtering 失效
标题翻译：用于解决不使用外部重复标签进行探测过滤的多处理器系统中的探针的方法和装置
公开(公告)号：US06295583B1
公开(公告)日：2001-09-25
申请号：US09099400
申请日：1998-06-18
申请人： Rahul Razdan , Solomon J. Katzman , James B. Keller , Richard E. Kessler
发明人： Rahul Razdan , Solomon J. Katzman , James B. Keller , Richard E. Kessler
IPC分类号： G06F1200
CPC分类号： G06F12/0855 , G06F12/0831
摘要： A processor of a multiprocessor system is configured to transmit a full probe to a cache associated with the processor to transfer data from the stored data of the cache. The data corresponding to the full probe is transferred during a time period. A first tag-only probe is also transmitted to the cache during the same time period to determine if the data corresponding to the tag-only probe is part of the stored data stored in the cache. A stream of probes accesses the cache in two stages. The cache is composed of a tag structure and a data structure. In the first stage, a probe is designated a tag-only probe and accesses the tag structure, but not the data structure, to determine tag information indicating a hit or a miss. In the second stage, if the probe returns tag information indicating a cache hit the probe is designated to be a full probe and accesses the data structure of the cache. If the probe returns tag information indicating a cache miss the probe does not proceed to the second stage.
摘要翻译：多处理器系统的处理器被配置为将完整的探测传输到与处理器相关联的高速缓存器以从存储的高速缓存数据传输数据。在一段时间内传送对应于完整探测器的数据。在相同的时间段期间，第一标签探针也被发送到高速缓存，以确定对应于仅标签探针的数据是否存储在高速缓存中的存储数据的一部分。探针流以两个阶段访问缓存。缓存由标签结构和数据结构组成。在第一阶段，探针被指定为仅标签探针，并且访问标签结构，而不是数据结构，以确定指示命中或遗漏的标签信息。在第二阶段中，如果探测器返回指示高速缓存命中的标签信息，则探测器被指定为完整探测器并访问高速缓存的数据结构。如果探测器返回指示高速缓存未命中的标签信息，则探针不进入第二阶段。

77. 发明授权

US06275905B1 Messaging scheme to maintain cache coherency and conserve system memory bandwidth during a memory read operation in a multiprocessing computer system 有权
标题翻译：在多处理计算机系统中的存储器读取操作期间保持高速缓存一致性并节省系统存储器带宽的消息传递方案
公开(公告)号：US06275905B1
公开(公告)日：2001-08-14
申请号：US09217649
申请日：1998-12-21
申请人： James B. Keller , Derrick R. Meyer
发明人： James B. Keller , Derrick R. Meyer
IPC分类号： G06F1200
CPC分类号： G06F12/0815 , G06F12/0813
摘要： In a multiprocessing computer system, a cache-coherent data transfer scheme that also conserves the system memory bandwidth during a memory read operation is described. A source processing node sends a read command to a target processing node to read data from a designated memory location in a system memory associated with the target processing node. In response to the read command, the target processing node transmits a probe command to all the remaining processing nodes in the computer system regardless of whether one or more of the remaining nodes have a copy of the data cached in their respective cache memories. Probe command causes each node to maintain cache coherency by appropriately changing the state of the cache block containing the requested data and sending respective probe responses to the source node. Probe command also causes the node having an updated copy of the cache block to send the cache block to the source node through a read response. The target node, concurrently with the probe command, initiates a read response transmission to send the requested data to the source node. The node having the modified cached copy containing the requested data transmits a memory cancel response to the target node concurrently with the updated copy of the cache block to the source node. The memory cancel response attempts to prevent the target node from sending to the source node the stale data from the system memory. The memory cancel response also causes the target node to send a target done response to the source node. The source node waits for probe responses, read responses and the target done message prior to sending a source done message to the target node.
摘要翻译：在多处理计算机系统中，描述了在存储器读取操作期间也节省系统存储器带宽的高速缓存相干数据传输方案。源处理节点向目标处理节点发送读命令，以从与目标处理节点相关联的系统存储器中的指定存储器位置读取数据。响应于读取命令，目标处理节点向计算机系统中的所有其余处理节点发送探测命令，而不管剩余节点中的一个或多个是否具有高速缓存在其各自高速缓冲存储器中的数据的副本。探测命令使每个节点通过适当地改变包含所请求数据的缓存块的状态并向源节点发送相应的探测响应来维持高速缓存一致性。探测命令还使得具有高速缓存块的更新副本的节点通过读取响应将高速缓存块发送到源节点。目标节点与探测命令同时启动读响应传输，以将请求的数据发送到源节点。具有包含所请求数据的修改的缓存副本的节点将与更新的高速缓存块的副本同时发送到目标节点的存储器取消响应到源节点。内存取消响应尝试防止目标节点从系统内存向源节点发送陈旧的数据。内存取消响应还使目标节点向源节点发送目标完成响应。在将源完成消息发送到目标节点之前，源节点等待探测响应，读取响应和目标完成消息。

78. 发明授权

US06199153B1 Method and apparatus for minimizing pincount needed by external memory control chip for multiprocessors with limited memory size requirements 失效
标题翻译：用于使存储器大小要求有限的多处理器的外部存储器控制芯片所需的针数最小化的方法和装置
公开(公告)号：US06199153B1
公开(公告)日：2001-03-06
申请号：US09099383
申请日：1998-06-18
申请人： Rahul Razdan , Solomon J. Katzman , James B. Keller , Richard E. Kessler
发明人： Rahul Razdan , Solomon J. Katzman , James B. Keller , Richard E. Kessler
IPC分类号： G06F1200
CPC分类号： G11C5/066 , G11C8/00
摘要： A computing apparatus has a mode selector configured to select one of a long-bus mode corresponding to a first memory size and a short-bus mode corresponding to a second memory size which is less than the first memory size. An address bus of the computing apparatus is configured to transmit an address consisting of address bits defining the first memory size and a subset of the address bits defining the second memory size. The address bus has N communication lines each configured to transmit one of a first number of bits of the address bits defining the first memory size in the long-bus mode and M of the N communication lines each configured to transmit one of a second number of bits of the address bits defining the second memory size in the short-bus mode, where M is less than N.
摘要翻译：计算装置具有模式选择器，其被配置为选择对应于第一存储器大小的长总线模式和对应于小于第一存储器大小的第二存储器大小的短总线模式之一。计算装置的地址总线被配置为发送由定义第一存储器大小的地址位和定义第二存储器大小的地址位的子集组成的地址。地址总线具有N个通信线路，每个通信线路被配置为发送长整型模式中定义第一存储器大小的地址位的第一位数目中的一个，并且N个通信线路的M个被配置为发送第二数量的在短总线模式中定义第二存储器大小的地址位的位，其中M小于N.

79. 发明授权

US4755936A Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles 失效
标题翻译：用于使用两个系统时钟周期提供具有写入操作的高速缓冲存储器单元的装置和方法
公开(公告)号：US4755936A
公开(公告)日：1988-07-05
申请号：US823805
申请日：1986-01-29
申请人： Robert E. Stewart , Barry J. Flahive , James B. Keller
发明人： Robert E. Stewart , Barry J. Flahive , James B. Keller
IPC分类号： G06F12/08 , G06F13/00
CPC分类号： G06F12/0855
摘要： A cache memory unit is disclosed in which, in response to the application of a write command, the write operation is performed in two system clock cycles. During the first clock cycle, the data signal group is stored in a temporary storage unit while a determination is made if the address signal group associated with the data signal group is present in the cache memory unit. When the address signal group is present, the data signal group is stored in the cache memory unit during the next application of a write command to the cache memory unit. If a read command is applied to the cache memory unit involving the data signal group stored in the temporary storage unit, then this data signal group is transferred to the central processing unit in response to the read command. Instead of performing the storage into the cache memory unit as a result of the next write command, the storage of the data signal in the cache memory unit can occur during any free cycle.
摘要翻译：公开了一种高速缓冲存储器单元，其中响应于写入命令的应用，在两个系统时钟周期中执行写入操作。在第一时钟周期期间，数据信号组存储在临时存储单元中，同时确定与数据信号组相关联的地址信号组是否存在于高速缓冲存储器单元中。当存在地址信号组时，在下一次向高速缓冲存储器单元施加写入命令时，将数据信号组存储在高速缓冲存储器单元中。如果读取命令被应用于存储在临时存储单元中的数据信号组的高速缓冲存储器单元，则该数据信号组被响应于读取命令传送到中央处理单元。作为下一个写入命令的结果，代替执行到高速缓冲存储器单元的存储，数据信号在高速缓冲存储器单元中的存储可以在任何空闲周期期间发生。

80. 发明授权

US08744602B2 Fabric limiter circuits 有权
标题翻译：织物限制电路
公开(公告)号：US08744602B2
公开(公告)日：2014-06-03
申请号：US13008171
申请日：2011-01-18
申请人： Gurjeet S. Saund , James B. Keller , Michael Frank
发明人： Gurjeet S. Saund , James B. Keller , Michael Frank
IPC分类号： G05B11/01 , H04W4/00
CPC分类号： H04L49/10
摘要： One or more fabric control circuits may be inserted in a communication fabric to control various aspects of the communications by components in the system. The fabric control circuits may be included on the interface of the components to the communication fabric, for example. Some systems that include a hierarchical communication fabric may also include fabric control circuits that may alternatively or additionally be included. The fabric control circuits may be programmable, and thus may provide the ability to tune the communication fabric to meet performance and/or functionality goals.
摘要翻译：可以将一个或多个结构控制电路插入到通信结构中，以通过系统中的组件来控制通信的各个方面。例如，结构控制电路可以包括在组件的接口到通信结构。包括分级通信结构的一些系统还可以包括可以可选地或另外包括的结构控制电路。织物控制电路可以是可编程的，因此可以提供调谐通信结构以满足性能和/或功能目标的能力。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式