会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 72. 发明专利
    • DE19620548C2
    • 2001-10-18
    • DE19620548
    • 1996-05-22
    • ALLEGRO MICROSYSTEMS INC
    • ENGEL RAYMOND WVIG RAVIGILBERT PETER JTU TERICLAPP TERRY
    • G01P3/488G01B7/00G01D5/14G01D5/245G01D11/24G01P3/487G01D5/20G01B7/30G01R33/07
    • This invention is a magnetic-field sensor assembly comprising a preformed housing shell having a first end which includes an opening, and a second end which includes a window and having a cylindrical shape with a flattened portion to produce a truncated circular cross-section, a sensor package including an integrated-circuit magnetic-field-sensor chip encapsulated in a protective body with first and second opposite and mutually parallel faces and a plurality of integral conductive leads, each lead having a proximal portion, a distal portion, and a central portion, the proximal portion of each of said plurality of leads extending from said body, the central portion of said plurality of leads extending away from the body and positioned substantially normal the faces of the body, said sensor-package body being positioned in said housing shell part way through said window with said one body face extending outwardly from said housing shell and with said lead distal portions extending from said housing shell through said opening, a magnet having a first end and a second end and positioned in said housing shell with said first end adjacent to said second sensor-package body face, and an endcap adapted to close said opening in said housing shell.
    • 78. 发明专利
    • FR2742225B1
    • 1999-08-27
    • FR9615018
    • 1996-12-06
    • ALLEGRO MICROSYSTEMS INC
    • BILOTTI ALBERTOMONREAL GERARDO
    • G01R15/20G01D5/14G01R33/07G11C27/02H01L43/06G01D5/12
    • A chopped Hall sensor includes a Hall-element switching circuit of the kind in which a Hall element has two pairs of diagonally opposite Hall contacts which are alternately connected to a pair of DC supply conductors and to a pair of Hall-stitching-circuit output conductors for alternately, during phase phi 1 and n phi 1 of a first clock signal, switching the Hall exciting current from flow in one to another direction through the Hall element. A linear analog double-differential Hall-voltage amplifier has an input connected to the output of the Hall switching-circuit. A sample-and-hold circuit is comprised of first and second elemental sample-and-hold circuits (ESHCs) with inputs connected respectively to the two Hall-voltage differential-amplifier outputs. The first and second ESHCs are respectively clocked, by second and third clock signals, to the sample Hall voltage signal only during phases phi 2 and phi 3 and to hold the sample signal during phases n phi 2 and n phi 3 respectively, where phi 2 and phi 3 occur respectively during a mid portion of phases phi 1 and n phi 1. Two inputs of a summer circuit are connected respectively to the outputs of the first and second ESHCs. A third and fourth ESHC may be added to form a crossed-polarity full-differential sample-and-hold circuit. The Hall voltage amplifier may include a clocked noise blanking circuit for reducing the differential-gain of the amplifier only during a time span encompassing each phase transition in the first clock signal.
    • 79. 发明专利
    • DE19701260A1
    • 1997-07-24
    • DE19701260
    • 1997-01-17
    • ALLEGRO MICROSYSTEMS INC
    • MOODY KRISTANN LVIG RAVISCHELLER P KARLTOWNE JAY MTU TERI L
    • G01B7/00G01D3/02G01D5/14G01D5/244G01D5/245G01V3/08H03K17/95H03M1/30G01P3/487G01R33/07
    • A Hall transducer produces a signal Vsig. Threshold voltages VPth and VNth are generated at the beginning, tupdate, of each of a succession of update time intervals, of 64 pulses in Vsig, to be fixed percentages respectively of the peak to peak voltage in Vsig. A proximity-detector binary output voltage is high when Vsig exceeds threshold voltage VPth and low when Vsig is below threshold voltage VNth. Signals VPold and VNold, generated by first and second DACs, are equal to the first positive and negative peaks in Vsig after each time tupdate initiating the start of a successive interval. Signals VPnew and VNnew, simultaneously generated by third and fourth DACs, are equal to the greatest positive and negative peak voltages in Vsig during the interval ending at tupdate. Counters present their count to the first and second DACs that count pulses from a clock for tracking and holding +/- peaks in Vsig. After each time tupdate, a pulse in a signal Vupdt is generated if at time tupdate VNnew lies outside the range. VNold-+Z v to VNold++Z v of if VNnew lies outside the range VNold-+Z v to VNold++Z v, where +Z v is an incremental DC bias voltage. Vupdt resets the counters so that during the succeeding update time interval the threshold voltages VPth and VNth have the fixed percentages of the updated threshold voltages VPnew-VNnew.