会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 61. 发明申请
    • Methods for modifying surfaces
    • 修饰表面的方法
    • US20070134420A1
    • 2007-06-14
    • US11454652
    • 2006-06-16
    • Jeffrey KobersteinPeng WangFeng Pan
    • Jeffrey KobersteinPeng WangFeng Pan
    • B05D5/00
    • C08J7/12A61L27/34A61L29/085B05D1/185B05D1/32B05D3/067B05D3/107B05D2401/90B82Y30/00B82Y40/00C03C17/32C07K17/00C08J7/047C08J7/18D06M23/005G03F7/0048G03F7/0392G03F7/165G03F7/265H05K3/389
    • The present invention is directed to methods for coating monolayer films of surface-active polymers onto substrates of arbitrary shape. The present invention also provides molecular-based methods and processes that can be used to control the chemical and physical nature of surfaces and interfaces. The present invention is directed to methods for modifying functional groups in a homogenous way and controlling the spatial distributions of surface functional groups. The invention is directed to methods for modifying a substrate having a surface comprising coating a macromolecular surfactant comprising a modifiable functional group onto the surface of the substrate, wherein the modifiable functional group assembles to the air-coating interface, thereby modifying the surface of the substrate; wherein if the substrate comprises a first polymer and the macromolecular surfactant comprises a second polymer having a modifiable functional group, then the group is not modifiable by an acid to functionally modify the surface of the substrate. The invention is directed to devices made by these methods.
    • 本发明涉及将表面活性聚合物的单层膜涂覆在任意形状的基材上的方法。 本发明还提供了可用于控制表面和界面的化学和物理性质的基于分子的方法和方法。 本发明涉及以均匀方式修饰官能团并控制表面官能团的空间分布的方法。 本发明涉及用于修饰具有表面的基材的方法,包括将包含可修饰的官能团的大分子表面活性剂包覆在基材的表面上,其中可修饰的官能团组装到空气涂覆界面,从而改变基材的表面 ; 其中如果所述底物包含第一聚合物,并且所述大分子表面活性剂包含具有可修饰官能团的第二聚合物,则所述基团不能被酸修饰以在功能上改变所述基底的表面。 本发明涉及通过这些方法制造的装置。
    • 65. 发明授权
    • 50% EXE tracking circuit
    • 50%EXE跟踪电路
    • US06301159B1
    • 2001-10-09
    • US09519338
    • 2000-03-06
    • Feng Pan
    • Feng Pan
    • G11C1604
    • G11C16/3468
    • A tracking circuit is provided for performing an erase verify/erase operation so as to prevent over-erasure in an array of EEPROM memory cells. A binary counter is used to count the number of erase pulses during a normal erase verify/erase operation. Counter registers are used to store 50%, 25%, and 12.5% of a diagonal erase pulse count obtained from the binary counter during a diagonal erase verify operation. A multiplexer selectively pre-loads a target count prior to the normal erase verify/erase operation. A comparator circuit compares a pulse count during the normal erase verify/erase operation with the 50% of the diagonal erase pulse count and generates a high logic signal when the pulse count equals the 50% diagonal erase pulse count to indicate that the target has been reached. The target count may be varied by the multiplexer to be 25%, 37.5%, 50%, 62.5%, or 75% of the diagonal erase pulse count.
    • 提供跟踪电路用于执行擦除验证/擦除操作,以防止EEPROM存储器单元阵列中的过度擦除。 二进制计数器用于在正常擦除验证/擦除操作期间对擦除脉冲数进行计数。 计数器寄存器用于存储在对角线擦除验证操作期间从二进制计数器获得的对角线擦除脉冲计数的50%,25%和12.5%。 复用器在正常擦除验证/擦除操作之前选择性地预加载目标计数。 比较器电路将正常擦除验证/擦除操作期间的脉冲计数与对角线擦除脉冲计数的50%进行比较,并且当脉冲计数等于50%对角线擦除脉冲计数时产生高逻辑信号,以指示目标已经被 到达。 目标计数可以由多路复用器改变为对角线擦除脉冲计数的25%,37.5%,50%,62.5%或75%。
    • 67. 发明授权
    • Method and system for bi-directional voltage regulation detection
    • 双向电压调节检测方法与系统
    • US6144606A
    • 2000-11-07
    • US417732
    • 1999-10-14
    • Feng Pan
    • Feng Pan
    • G11C5/14G11C7/00
    • G11C5/147
    • The present invention discloses a method and system of performing bi-directional voltage detection for a regulated voltage supply output in a memory device during a program verify operation. In the preferred embodiment, a voltage regulator is used to generate the regulated voltage supply output. The regulated voltage supply output is directed to a bi-directional voltage regulation detector and a transfer circuit. During operation, an output signal is generated with the bi-directional voltage regulation detector when the regulated voltage supply output is within a predetermined voltage range. If the regulated voltage supply output is within the predetermined voltage range, the regulated voltage supply output is passed to at least one wordline with the transfer circuit once the output signal is received by the transfer circuit from the bi-directional voltage regulation detector.
    • 本发明公开了一种在程序验证操作期间对存储器件中的稳压电源输出执行双向电压检测的方法和系统。 在优选实施例中,使用电压调节器来产生稳压电源输出。 调节电压源输出针对双向电压调节检测器和传输电路。 在操作期间,当稳压电源输出在预定电压范围内时,利用双向电压调节检测器产生输出信号。 如果稳压电源输出在预定电压范围内,一旦转换电路从双向电压调节检测器接收到输出信号,调节电压电源输出将传输至至少一个字线。
    • 70. 发明授权
    • Hierarchical video analysis-based real-time perceptual video coding
    • 基于分层视频分析的实时感知视频编码
    • US08780988B2
    • 2014-07-15
    • US12039391
    • 2008-02-28
    • Feng PanLewis Leung
    • Feng PanLewis Leung
    • H04N7/12
    • H04N19/59H04N19/115H04N19/132H04N19/142H04N19/17H04N19/587
    • A system for encoding a video stream into a processed video signal that includes at least one image. The system includes a downscaling module, a partitioning module, a rate control module, and an encoder section. The downscaling module receives the video stream and produces a downscaled video stream. A partitioning module, including a region detection module, receives the downscaled video stream and detects a pattern of interest in the at least one image. The partitioning module is operable to partition the at least one image based on the detected pattern of interest. The rate control module that receives an output from the partitioning module and produces an encoder control signal dependent on the output from the partitioning module. The encoder section, coupled to the rate control module, receives the video stream and generates the processed video signal.
    • 一种用于将视频流编码成包括至少一个图像的经处理的视频信号的系统。 该系统包括缩减模块,分区模块,速率控制模块和编码器部分。 缩小模块接收视频流并产生缩小的视频流。 包括区域检测模块的分区模块接收缩小的视频流并且检测所述至少一个图像中的感兴趣模式。 分区模块可操作以基于检测到的感兴趣模式对至少一个图像进行分区。 速率控制模块,其从分区模块接收输出,并产生取决于分区模块的输出的编码器控制信号。 耦合到速率控制模块的编码器部分接收视频流并产生经处理的视频信号。