专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

61. 发明申请

US20080012583A1 POWER GRID STRUCTURE TO OPTIMIZE PERFORMANCE OF A MULTIPLE CORE PROCESSOR 失效
标题翻译：优化多核心处理器性能的电网结构
公开(公告)号：US20080012583A1
公开(公告)日：2008-01-17
申请号：US11456658
申请日：2006-07-11
申请人： JEAN AUDET , Louis B. Capps , Glenn G. Daves , Anand Haridass , Ronald E. Newhart , Michael J. Shapiro
发明人： JEAN AUDET , Louis B. Capps , Glenn G. Daves , Anand Haridass , Ronald E. Newhart , Michael J. Shapiro
IPC分类号： G01R27/08 , G01R31/26
CPC分类号： G06F1/3203 , G06F1/26 , G06F1/3296 , H01L23/50 , H01L2924/0002 , Y02D10/172 , H01L2924/00
摘要： A reduced number of voltage regulator modules provides a reduced number of supply voltages to the package. The package includes a voltage plane for each of the voltage regulator modules. Each core or other component on the die is tied to a switch on the package, and each switch is electrically connected to all of the voltage planes. A wafer-level test determines a voltage that optimizes performance of each core or other component. Given these voltage values, an engineer may determine voltage settings for the voltage regulator modules and which cores are to be connected to which voltage regulator modules. A database stores voltage setting data, such as the optimal voltage for each component, switch values, or voltage settings for each voltage regulator module. An engineering wire may permanently set each switch to customize the voltage supply to each core or other component.
摘要翻译：减少数量的电压调节器模块为封装提供了减少的电源电压数量。该封装包括用于每个电压调节器模块的电压平面。管芯上的每个核心或其他部件连接到封装上的开关，并且每个开关电连接到所有电压平面。晶圆级测试确定优化每个核心或其他组件的性能的电压。给定这些电压值，工程师可以确定电压调节器模块的电压设置以及要连接到哪些电压调节器模块的哪些核心。数据库存储电压设置数据，例如每个组件的最佳电压，开关值或每个电压调节器模块的电压设置。工程线可以永久地设置每个开关以定制每个芯或其他部件的电压供应。

62. 发明申请

US20070250796A1 Method and Computer Program Product for Designing Power Distribution System in a Circuit 有权
标题翻译：电路配电系统设计方法与计算机程序产品
公开(公告)号：US20070250796A1
公开(公告)日：2007-10-25
申请号：US11379446
申请日：2006-04-20
申请人： Daniel Douriet , Anand Haridass , Andreas Huber , Roger Weekly
发明人： Daniel Douriet , Anand Haridass , Andreas Huber , Roger Weekly
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F2217/78 , Y02E60/76 , Y04S40/22
摘要： A method for designing a power distribution system including: receiving a cross section file that contains the layout of a PCB including a location of one or more power sinks and sources on the PCB; creating an initial power distribution system; evaluating the initial power distribution system against a cost function; creating a new power distribution system; evaluating the new power distribution system against the cost function; determining if the cost function associated with the new power distribution system is equal to or greater than a stop criterion; and creating another new power distribution system if the cost function associated with the new power distribution system is greater than the stop criterion.
摘要翻译：一种用于设计配电系统的方法，包括：接收包含PCB的布局的横截面文件，所述布局包括PCB上的一个或多个电源和源的位置; 创建初始配电系统; 根据成本函数评估初始配电系统; 建立新的配电系统; 根据成本函数评估新的配电系统; 确定与新配电系统相关联的成本函数是否等于或大于停止准则; 并且如果与新配电系统相关联的成本函数大于停止标准，则创建另一新的配电系统。

63. 发明申请

US20070239386A1 UNIFORM POWER DENSITY ACROSS PROCESSOR CORES AT BURN-IN 有权
标题翻译：燃烧过程中的均匀功率密度
公开(公告)号：US20070239386A1
公开(公告)日：2007-10-11
申请号：US11278303
申请日：2006-03-31
申请人： Louis Capps , Anand Haridass , Ronald Newhart , Michael Shapiro
发明人： Louis Capps , Anand Haridass , Ronald Newhart , Michael Shapiro
IPC分类号： G06F19/00
CPC分类号： G01R31/2868
摘要： A computer implemented method, data processing system, and computer usable code are provided for burn-in testing of a multiprocessor. A process identifies a power management data set for a plurality of processor cores associated with the multiprocessor. The process selects one or more of the plurality of processor cores to form a selected set of processor cores based upon the power management data set. The process initiates a burn-in test across the selected set of processor cores. In response to a determination that all processor cores in the plurality of processor cores have not been selected, the process repeats the above selecting and initiating steps until all the processor cores have been selected.
摘要翻译：提供计算机实现的方法，数据处理系统和计算机可用代码用于多处理器的老化测试。过程识别与多处理器相关联的多个处理器核心的功率管理数据集。该过程基于电源管理数据集选择多个处理器核中的一个或多个来形成选定的一组处理器核。该过程在所选的一组处理器核心上启动老化测试。响应于确定多个处理器核心中的所有处理器核心未被选择，该过程重复上述选择和启动步骤，直到所有处理器核心已被选择为止。

64. 发明授权

US07268570B1 Apparatus and method for customized burn-in of cores on a multicore microprocessor integrated circuit chip 失效
标题翻译：在多核微处理器集成电路芯片上定制化核心的装置和方法
公开(公告)号：US07268570B1
公开(公告)日：2007-09-11
申请号：US11426646
申请日：2006-06-27
申请人： Jean Audet , Louis B. Capps, Jr. , Glenn G. Daves , Joanne Ferris , Anand Haridass , Ronald E. Newhart , Michael J. Shapiro
发明人： Jean Audet , Louis B. Capps, Jr. , Glenn G. Daves , Joanne Ferris , Anand Haridass , Ronald E. Newhart , Michael J. Shapiro
IPC分类号： G01R31/02
CPC分类号： G01R31/2855
摘要： An apparatus and method for providing a multi-core integrated circuit chip that reduces the cost of the package and board while optimizing performance of the cores for use with a single voltage plane. The apparatus and method of the illustrative embodiments make use of a dynamic burn-in technique that optimizes all of the cores on the chip to run at peak performance at a single voltage. Each core is burned-in with a customized burn-in voltage that provides uniform power and performance across the whole chip. This results in a higher burn-in yield and lower overall power in the integrated circuit chip. The optimization of the cores to run at peak performance at a single voltage is achieved through use of the negative bias temperature instability affects on the cores imparted by the burn-in voltages applied.
摘要翻译：一种用于提供多核集成电路芯片的装置和方法，其降低了封装和板的成本，同时优化用于单个电压平面的芯的性能。说明性实施例的装置和方法使用动态老化技术，其优化芯片上的所有核心以在单个电压下以峰值性能运行。每个核心都具有定制的老化电压，可在整个芯片上提供均匀的功率和性能。这导致集成电路芯片中更高的老化成本和更低的总功率。通过使用负偏置温度不稳定性影响由所施加的老化电压施加的磁芯，可以实现在单电压下以峰值性能运行的磁芯的优化。

65. 发明授权

US08407644B2 Reducing crosstalk in the design of module nets 有权
标题翻译：减少模块网设计中的串扰
公开(公告)号：US08407644B2
公开(公告)日：2013-03-26
申请号：US12537767
申请日：2009-08-07
申请人： Dulce M. Altabella Cabrera , Sungjun Chun , Anand Haridass , Tingdong Zhou
发明人： Dulce M. Altabella Cabrera , Sungjun Chun , Anand Haridass , Tingdong Zhou
IPC分类号： G06F17/50
CPC分类号： H01L23/5386 , G06F17/5077 , G06F2217/82 , H01L23/5222 , H01L23/552 , H01L25/0655 , H01L2224/16227 , H01L2224/16235 , H01L2924/15192
摘要： A method, a system and a computer program product for reducing coupling noise in low loss on-module wires used for connecting module components in electrical circuits/devices. During the design stage, an Enhanced Crosstalk Reduction (ECR) utility identifies interconnect wires as driven/aggressor traces or receiver traces. The ECR utility substantially avoids forward crosstalk in a victim trace by specially arranging driver traces adjacent to the receiver victim trace in order to provide a lower level and saturated level of backward crosstalk. In particular, the ECR utility provided a configuration of wire/trace layers based on one or more of: (a) the crosstalk impact of a trace when positioned in a particular location; (b) the crosstalk impact of the trace upon remaining components based on placement in the particular location; and (c) system component specifications. In addition, the ECR utility reduces crosstalk by providing a configuration of receiver wires and transmitter wires without the use of isolation layers.
摘要翻译：一种用于减少用于连接电路/设备中的模块部件的低损耗模块电线中的耦合噪声的方法，系统和计算机程序产品。在设计阶段，增强型串扰降低（ECR）实用程序将互连导线识别为驱动/侵入轨迹或接收器迹线。 ECR实用程序通过专门布置与接收器受害者跟踪相邻的驱动器迹线，基本上避免了受害者跟踪中的前向串扰，以便提供较低级别和饱和的后向串扰水平。特别地，ECR实用程序基于以下中的一个或多个提供了线/迹线层的配置：（a）当定位在特定位置时迹线的串扰影响; （b）基于在特定位置的放置，迹线对剩余部件的串扰影响; 和（c）系统组件规格。此外，ECR实用程序通过提供接收器线和发射器线的配置来减少串扰，而不使用隔离层。

66. 发明申请

US20120331429A1 CIRCUIT MANUFACTURING AND DESIGN TECHNIQUES FOR REFERENCE PLANE VOIDS WITH STRIP SEGMENT 失效
标题翻译：具有条带划分的参考平面电路的电路制造和设计技术
公开(公告)号：US20120331429A1
公开(公告)日：2012-12-27
申请号：US13603732
申请日：2012-09-05
申请人： Sungjun Chun , Anand Haridass , Roger D. Weekly
发明人： Sungjun Chun , Anand Haridass , Roger D. Weekly
IPC分类号： G06F17/50
CPC分类号： G06F17/5077 , H05K1/0219 , H05K1/0237 , H05K1/0253 , H05K3/4602 , H05K3/4652 , H05K2201/09536 , H05K2201/09672 , H05K2201/0969 , H05K2201/09718 , Y10T29/49117 , Y10T29/49153 , Y10T29/49155 , Y10T29/49165 , Y10T428/24322
摘要： Manufacturing circuits with reference plane voids over vias with a strip segment interconnect permits routing critical signal paths over vias, while increasing via insertion capacitance only slightly. The transmission line reference plane defines voids above (or below) signal-bearing plated-through holes (PTHs) that pass through a rigid substrate core, so that the signals are not degraded by an impedance mismatch that would otherwise be caused by shunt capacitance from the top (or bottom) of the signal-bearing PTHs to the transmission line reference plane. In order to provide increased routing density, signal paths are routed over the voids, but disruption of the signal paths by the voids is prevented by including a conductive strip through the voids that reduces the coupling to the signal-bearing PTHs and maintains the impedance of the signal path conductor.
摘要翻译：具有带状段互连的通孔上的参考平面空隙的制造电路允许在通孔上路由关键信号路径，同时仅通过插入电容略微增加。传输线参考平面定义了通过刚性衬底芯的信号承载电镀通孔（PTH）上方（或下方）的空隙，使得信号不会被阻抗失配降级，否则会由分流电容引起信号承载PTH的顶部（或底部）到传输线参考平面。为了提供增加的布线密度，信号路径被布置在空隙上，但是通过将导电条包括通过空隙来防止由空隙引起的信号路径的破坏，从而减小与信号承载PTH的耦合并维持信号路径导体。

67. 发明授权

US07930129B2 Uniform power density across processor cores at burn-in 有权
标题翻译：老化时处理器内核的功率密度均匀
公开(公告)号：US07930129B2
公开(公告)日：2011-04-19
申请号：US12114032
申请日：2008-05-02
申请人： Louis Bennie Capps, Jr. , Anand Haridass , Ronald Edward Newhart , Michael J. Shapiro
发明人： Louis Bennie Capps, Jr. , Anand Haridass , Ronald Edward Newhart , Michael J. Shapiro
IPC分类号： G01R31/00 , G01R21/00
CPC分类号： G01R31/2868
摘要： A computer implemented method, data processing system, and computer usable code are provided for burn-in testing of a multiprocessor. A process identifies a power management data set for a plurality of processor cores associated with the multiprocessor. The process selects one or more of the plurality of processor cores to form a selected set of processor cores based upon the power management data set. The process initiates a burn-in test across the selected set of processor cores. In response to a determination that all processor cores in the plurality of processor cores have not been selected, the process repeats the above selecting and initiating steps until all the processor cores have been selected.
摘要翻译：提供计算机实现的方法，数据处理系统和计算机可用代码用于多处理器的老化测试。过程识别与多处理器相关联的多个处理器核心的功率管理数据集。该过程基于电源管理数据集选择多个处理器核中的一个或多个来形成选定的一组处理器核。该过程在所选的一组处理器核心上启动老化测试。响应于确定多个处理器核心中的所有处理器核心未被选择，该过程重复上述选择和启动步骤，直到所有处理器核心已被选择为止。

68. 发明授权

US07868608B2 Detecting open ground connections in surface mount connectors 失效
标题翻译：检测表面贴装连接器中的开放接地连接
公开(公告)号：US07868608B2
公开(公告)日：2011-01-11
申请号：US12420089
申请日：2009-04-08
申请人： Anand Haridass , Jesus Montanez , Xiaomin Shen , Sungjun Chun
发明人： Anand Haridass , Jesus Montanez , Xiaomin Shen , Sungjun Chun
IPC分类号： G01R31/28
CPC分类号： G01R31/026 , G01R31/043 , G01R31/2812 , H05K3/341
摘要： A device may include a current source for connecting to a printed circuit board. The device may also include a first FET switch pack and a second FET switch pack for connecting to the surface mount connector of the printed circuit board. Additionally, the device may include a FET controller connected to the first FET switch pack and the second FET switch pack. The FET controller may be utilized for connecting a first FET and a second FET to the first region of the surface mount connector. The FET controller may be configured for supplying the current to the first region of the surface mount connector to produce at least one continuous heat signature characteristic of an improperly connected ground pin. A thermal monitoring module may be used to identify the improper physical connection.
摘要翻译：设备可以包括用于连接到印刷电路板的电流源。该装置还可以包括用于连接到印刷电路板的表面安装连接器的第一FET开关组件和第二FET开关组件。另外，该装置可以包括连接到第一FET开关组和第二FET开关组的FET控制器。 FET控制器可以用于将第一FET和第二FET连接到表面安装连接器的第一区域。 FET控制器可以被配置为将电流提供给表面安装连接器的第一区域，以产生不正确连接的接地引脚的至少一个连续的热标记特性。热监测模块可用于识别不正确的物理连接。

69. 发明申请

US20100261346A1 CIRCUIT MANUFACTURING AND DESIGN TECHNIQUES FOR REFERENCE PLANE VOIDS WITH STRIP SEGMENT 失效
标题翻译：具有条带划分的参考平面电路的电路制造和设计技术
公开(公告)号：US20100261346A1
公开(公告)日：2010-10-14
申请号：US12823316
申请日：2010-06-25
申请人： Sungjun Chun , Anand Haridass , Roger D. Weekly
发明人： Sungjun Chun , Anand Haridass , Roger D. Weekly
IPC分类号： H01L21/768 , G06F17/50
CPC分类号： G06F17/5077 , H05K1/0219 , H05K1/0237 , H05K1/0253 , H05K3/4602 , H05K3/4652 , H05K2201/09536 , H05K2201/09672 , H05K2201/0969 , H05K2201/09718 , Y10T29/49117 , Y10T29/49153 , Y10T29/49155 , Y10T29/49165 , Y10T428/24322
摘要： Manufacturing circuits with reference plane voids over vias with a strip segment interconnect permits routing critical signal paths over vias, while increasing via insertion capacitance only slightly. The transmission line reference plane defines voids above (or below) signal-bearing plated-through holes (PTHs) that pass through a rigid substrate core, so that the signals are not degraded by an impedance mismatch that would otherwise be caused by shunt capacitance from the top (or bottom) of the signal-bearing PTHs to the transmission line reference plane. In order to provide increased routing density, signal paths are routed over the voids, but disruption of the signal paths by the voids is prevented by including a conductive strip through the voids that reduces the coupling to the signal-bearing PTHs and maintains the impedance of the signal path conductor.
摘要翻译：具有带状段互连的通孔上的参考平面空隙的制造电路允许在通孔上路由关键信号路径，同时仅通过插入电容略微增加。传输线参考平面定义了通过刚性衬底芯的信号承载电镀通孔（PTH）上方（或下方）的空隙，使得信号不会被阻抗失配降级，否则会由分流电容引起信号承载PTH的顶部（或底部）到传输线参考平面。为了提供增加的布线密度，信号路径被布置在空隙上，但是通过将导电条包括在通过空隙减少与信号承载PTH的耦合并且维持信号路径导体。

70. 发明申请

US20100259289A1 Detecting Open Ground Connections in Surface Mount Connectors 失效
标题翻译：检测表面贴装连接器中的开放接地连接
公开(公告)号：US20100259289A1
公开(公告)日：2010-10-14
申请号：US12420089
申请日：2009-04-08
申请人： Anand Haridass , Jesus Montanez , Xiaomin Shen , Sungjun Chun
发明人： Anand Haridass , Jesus Montanez , Xiaomin Shen , Sungjun Chun
IPC分类号： G01R31/02 , H01L25/00
CPC分类号： G01R31/026 , G01R31/043 , G01R31/2812 , H05K3/341
摘要： A device may include a current source for connecting to a printed circuit board. The device may also include a first FET switch pack and a second FET switch pack for connecting to the surface mount connector of the printed circuit board. Additionally, the device may include a FET controller connected to the first FET switch pack and the second FET switch pack. The FET controller may be utilized for connecting a first FET and a second FET to the first region of the surface mount connector. The FET controller may be configured for supplying the current to the first region of the surface mount connector to produce at least one continuous heat signature characteristic of an improperly connected ground pin. A thermal monitoring module may be used to identify the improper physical connection.
摘要翻译：设备可以包括用于连接到印刷电路板的电流源。该装置还可以包括用于连接到印刷电路板的表面安装连接器的第一FET开关组件和第二FET开关组件。另外，该装置可以包括连接到第一FET开关组和第二FET开关组的FET控制器。 FET控制器可以用于将第一FET和第二FET连接到表面安装连接器的第一区域。 FET控制器可以被配置为将电流提供给表面安装连接器的第一区域，以产生不正确连接的接地引脚的至少一个连续的热标记特性。热监测模块可用于识别不正确的物理连接。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式