专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

61. 发明申请

US20130179886A1 PROVIDING LOGICAL PARTIONS WITH HARDWARE-THREAD SPECIFIC INFORMATION REFLECTIVE OF EXCLUSIVE USE OF A PROCESSOR CORE 审中-公开
标题翻译：提供具有硬件特征信息的逻辑分段反映处理器核心的独家使用
公开(公告)号：US20130179886A1
公开(公告)日：2013-07-11
申请号：US13452745
申请日：2012-04-20
申请人： Giles R. Frazier , Bruce Mealy , Naresh Nayar
发明人： Giles R. Frazier , Bruce Mealy , Naresh Nayar
IPC分类号： G06F9/46
CPC分类号： G06F21/6218 , G06F9/3012 , G06F9/3851 , G06F9/45541 , G06F9/45558 , G06F2009/45587
摘要： Techniques for simulating exclusive use of a processor core amongst multiple logical partitions (LPARs) include providing hardware thread-dependent status information in response to access requests by the LPARs that is reflective of exclusive use of the processor by the LPAR accessing the hardware thread-dependent information. The information returned in response to the access requests is transformed if the requestor is a program executing at a privilege level lower than the hypervisor privilege level, so that each logical partition views the processor as though it has exclusive use of the processor. The techniques may be implemented by a logical circuit block within the processor core that transforms the hardware thread-specific information to a logical representation of the hardware thread-specific information or the transformation may be performed by program instructions of an interrupt handler that traps access to the physical register containing the information.
摘要翻译：用于模拟在多个逻辑分区（LPAR）中独占使用处理器核心的技术包括提供响应于LPAR的访问请求的硬件线程依赖状态信息，所述LPAR反映了LPAR访问硬件线程相关的独占使用处理器信息。如果请求者是在低于管理程序权限级别的特权级别下执行的程序，则转换响应于访问请求而返回的信息，使得每个逻辑分区将处理器视为处理器的独占使用。这些技术可以由处理器核心内的逻辑电路块来实现，其将硬件线程特定信息转换为硬件线程特定信息的逻辑表示，或者可以通过将访问陷阱的中断处理程序的程序指令执行物理寄存器包含信息。

62. 发明申请

US20130152098A1 TASK PRIORITY BOOST MANAGEMENT 有权
标题翻译：任务优先加强管理
公开(公告)号：US20130152098A1
公开(公告)日：2013-06-13
申请号：US13323268
申请日：2011-12-12
申请人： Christopher Francois , Giles R. Frazier , Bruce G. Mealey , Suresh E. Warrier
发明人： Christopher Francois , Giles R. Frazier , Bruce G. Mealey , Suresh E. Warrier
IPC分类号： G06F9/46
CPC分类号： G06F9/3009 , G06F9/4881 , G06F2209/486
摘要： According to one aspect of the present disclosure, a method and technique for task priority boost management is disclosed. The method includes: responsive to a thread executing in user mode an instruction to boost a priority of the thread, accessing a boost register, the boost register accessible in kernel mode; determining a value of the boost register; and responsive to determining that the boost register holds a non-zero value, boosting the priority of the thread.
摘要翻译：根据本公开的一个方面，公开了一种用于任务优先级提升管理的方法和技术。该方法包括：响应于以用户模式执行的线程，提升线程的优先级的指令，访问升压寄存器，内核模式可访问的升压寄存器; 确定升压寄存器的值; 并且响应于确定升压寄存器保持非零值，提高线程的优先级。

63. 发明申请

US20130086581A1 PRIVILEGE LEVEL AWARE PROCESSOR HARDWARE RESOURCE MANAGEMENT FACILITY 有权
标题翻译：特权级注意处理器硬件资源管理设施
公开(公告)号：US20130086581A1
公开(公告)日：2013-04-04
申请号：US13251879
申请日：2011-10-03
申请人： Giles R. Frazier , Michael K. Gschwind , Naresh Nayar
发明人： Giles R. Frazier , Michael K. Gschwind , Naresh Nayar
IPC分类号： G06F9/455
CPC分类号： G06F9/45533 , G06F9/45558 , G06F9/462 , G06F9/5077 , G06F2009/45579
摘要： Multiple machine state registers are included in a processor core to permit distinction between use of hardware facilities by applications, supervisory threads and the hypervisor. All facilities are initially disabled by the hypervisor when a partition is initialized. When any access is made to a disabled facility, the hypervisor receives an indication of which facility was accessed and sets a corresponding hardware flag in the hypervisor's machine state register. When an application attempts to access a disabled facility, the supervisor managing the operating system image receives an indication of which facility was accessed and sets a corresponding hardware flag in the supervisor's machine state register. The multiple register implementation permits the supervisor to determine whether particular hardware facilities need to have their state saved when an application context swap occurs and the hypervisor can determine which hardware facilities need to have their state saved when a partition swap occurs.
摘要翻译：多个机器状态寄存器被包括在处理器核心中，以便区分应用程序，监督线程和管理程序之间的硬件设施的使用。当初始化分区时，所有的设备最初被管理程序禁用。当对残疾设施进行访问时，管理程序将收到访问哪个设施的指示，并在管理程序的机器状态寄存器中设置相应的硬件标志。当应用程序尝试访问禁用的设备时，管理操作系统映像的主管接收到哪个设备被访问的指示，并在主管机器状态寄存器中设置相应的硬件标志。多寄存器实现允许主管当发生应用程序上下文交换时确定特定硬件设施是否需要保存其状态，并且管理程序可以确定在发生分区交换时哪些硬件设施需要保存其状态。

64. 发明申请

US20120254670A1 HARDWARE PERFORMANCE-MONITORING FACILITY USAGE AFTER CONTEXT SWAPS 有权
标题翻译：硬件性能监测设备在上下文使用后使用
公开(公告)号：US20120254670A1
公开(公告)日：2012-10-04
申请号：US13313557
申请日：2011-12-07
申请人： Giles R. Frazier , Brian R. Mestan
发明人： Giles R. Frazier , Brian R. Mestan
IPC分类号： G06F11/00
CPC分类号： G06F11/348 , G06F2201/865
摘要： A performance monitoring technique provides task-switch immune operation without requiring storage and retrieval of the performance monitor state when a task switch occurs and provides accurate performance monitoring information. When a hypervisor signals that a task is being resumed and the application privilege level has been entered, it provides an indication, which starts a delay timer. The delay timer is resettable in case a predetermined time period has not elapsed when the next task switch occurs. After the delay timer expires, analysis of the performance monitor measurements is resumed, which prevents an initial state, a state due to execution of the operating system or hypervisor, or a state remaining from a previous task from corrupting the performance monitoring results. The performance monitor may be or include an execution trace unit that collects branch information in a current program execution trace.
摘要翻译：性能监控技术提供任务切换免疫操作，而不需要在任务切换发生时存储和检索性能监视状态，并提供准确的性能监视信息。当管理程序发出信号指示正在恢复任务并且已经输入了应用程序权限级别时，它提供指示，其启动延迟定时器。在发生下一任务切换的情况下，在没有经过预定时间段的情况下，可以将延迟定时器复位。在延迟定时器到期后，恢复对性能监视器测量的分析，这阻止了初始状态，由于执行操作系统或管理程序的状态，或者从前一任务中剩余的状态破坏性能监视结果。性能监视器可以是或包括在当前程序执行跟踪中收集分支信息的执行跟踪单元。

65. 发明授权

US07804775B2 Apparatus and computer program for identifying selected applications utilizing a single existing available bit in frame headers 失效
标题翻译：用于使用帧头中的单个现有可用位来识别所选应用的装置和计算机程序
公开(公告)号：US07804775B2
公开(公告)日：2010-09-28
申请号：US12205502
申请日：2008-09-05
申请人： Robert J. Dugan , Daniel G. Eisenhauer , Giles R. Frazier , William J. Rooney
发明人： Robert J. Dugan , Daniel G. Eisenhauer , Giles R. Frazier , William J. Rooney
IPC分类号： H01R31/08 , H04J1/16
CPC分类号： H04L41/5009 , H04L41/5096 , H04L43/00 , H04L49/3009 , H04L49/357 , H04L49/358 , H04L49/50
摘要： An apparatus and computer program are disclosed for collecting data about the transmission of network packets that are associated with specified applications. The packets are transmitted through a communications network fabric that is used to couple data processing systems together. A particular existing single bit in a frame header definition is selected. The bit is defined as part of the standard frame header by a communication protocol as an available bit in the frame header. The standard protocol is unchanged by the selection of this bit. An application is specified to be monitored. The selected bit is then set in each network packet that is generated by the specified application. The fabric collects performance data for each packet that has the bit set. Thus, the fabric collects performance data about a transmission of each packet that is generated by the application when that application is setting the bit.
摘要翻译：公开了一种用于收集关于与指定应用相关联的网络分组的传输的数据的装置和计算机程序。数据包通过用于将数据处理系统耦合在一起的通信网络结构传输。选择帧头定义中的特定现有单个位。该位通过通信协议定义为标准帧头部的一部分，作为帧头中的可用位。通过选择该位，标准协议不变。指定应用程序进行监视。然后在由指定的应用程序生成的每个网络数据包中设置所选择的位。结构收集具有位设置的每个数据包的性能数据。因此，当应用程序正在设置位时，该架构收集关于由应用程序生成的每个数据包的传输的性能数据。

66. 发明授权

US07720907B2 Supervisor partitioning of client resources 失效
标题翻译：主管分割客户资源
公开(公告)号：US07720907B2
公开(公告)日：2010-05-18
申请号：US12140489
申请日：2008-06-17
申请人： Thomas M. Brey , Giles R. Frazier , Gregory F. Pfister , William J. Rooney
发明人： Thomas M. Brey , Giles R. Frazier , Gregory F. Pfister , William J. Rooney
IPC分类号： G06F15/16
CPC分类号： G06F9/468 , G06Q20/3674 , G06Q20/3829 , G06Q20/4012
摘要： A system for supervisor partitioning of client resources in a subnet communications environment includes a plurality of client nodes, each receiving an allocated set of resources determined by a central authority, which assigns resources to a supervisor key associated with each supervisor of the plurality of client nodes. At each of the client nodes, the allocated set of resources are partitioned using a local supervisor associated therewith, with each supervisor associating one or more resource keys with one or more resources allocated to the corresponding client node, and assigning the one or more resource keys to the one or more applications. The supervisor keys are configured so as to prevent a given supervisor from partitioning resources not allocated to the client node associated therewith. Following the partitioning, communication packets are issued from the one or more applications to a resource provider node without inspection by the corresponding supervisor.
摘要翻译：用于子网通信环境中的客户端资源的管理员划分的系统包括多个客户端节点，每个客户端节点接收由中央管理机构确定的一组分配的资源，该资源将资源分配给与多个客户端节点中的每个主管相关联的管理员密钥。在每个客户端节点处，使用与其相关联的本地监督器对所分配的一组资源进行分区，每个主管将一个或多个资源密钥与分配给相应的客户机节点的一个或多个资源相关联，并且分配一个或多个资源密钥到一个或多个应用程序。管理员密钥被配置为防止给定的管理员分配未分配给与其相关联的客户机节点的资源。在分区之后，通信分组从一个或多个应用发布到资源提供商节点，而不需要相应的主管的检查。

67. 发明授权

US07472209B2 Method for non-disruptively unassigning an active address in a fabric 有权
标题翻译：不中断地取消分配结构中的活动地址的方法
公开(公告)号：US07472209B2
公开(公告)日：2008-12-30
申请号：US11452833
申请日：2006-06-13
申请人： Robert J. Dugan , Giles R. Frazier
发明人： Robert J. Dugan , Giles R. Frazier
IPC分类号： G06F3/00
CPC分类号： H04L12/66
摘要： A non-disruptive unassignment of an address from a fabric responsive to a request from a channel adapter. A logout command requests the fabric to unassign an address. The status of the address is thereby changed from active to unassigned and an acknowledgment sent back to the channel adapter.
摘要翻译：响应于来自通道适配器的请求，从结构中的地址的非破坏性取消分配。注销命令请求结构取消分配地址。因此，地址的状态从活动状态变为未分配，并将确认发送回通道适配器。

68. 发明申请

US20080209059A1 METHOD, SYSTEM, AND STORAGE MEDIUM FOR RESOLVING CONTENTION ISSUES DURING CHANNEL PROGRAM EXECUTION 有权
公开(公告)号：US20080209059A1
公开(公告)日：2008-08-28
申请号：US12117860
申请日：2008-05-09
申请人： Giles R. Frazier , Robert J. Dugan
发明人： Giles R. Frazier , Robert J. Dugan
IPC分类号： G06F15/16
CPC分类号： H04L49/357
摘要： An exemplary embodiment of the invention relates to a method, system, and storage medium for resolving contention issues by a channel in a fibre optic switch environment that occur during channel program execution. The method comprises a channel receiving a status packet indicating a device is no longer busy. The method also includes specifying whether the channel intends to re-initiate a channel program that previously resulted in the device busy status. If the channel does not intend to re-initiate the channel program, a first combination of bits in a re-initiate field of a status-acceptance packet are set which indicate that the channel will take no further action. If the channel intends to re-initiate the channel program, a second combination of bits in the re-initiate field of the status-acceptance packet are set, indicating that the channel will re-initiate the channel program. The method further includes transmitting the status-acceptance packet to a control unit. The invention also includes a system and a storage medium.

69. 发明授权

US07324455B2 Transfer of error-analysis and statistical data in a fibre channel input/output system 有权
标题翻译：在光纤通道输入/输出系统中传输误差分析和统计数据
公开(公告)号：US07324455B2
公开(公告)日：2008-01-29
申请号：US10388643
申请日：2003-03-14
申请人： Robert J. Dugan , John R. Flanagan , Giles R. Frazier , Matthew J. Kalos , Louis W. Ricci , Kenneth M Trowell , Harry M. Yudenfriend
发明人： Robert J. Dugan , John R. Flanagan , Giles R. Frazier , Matthew J. Kalos , Louis W. Ricci , Kenneth M Trowell , Harry M. Yudenfriend
IPC分类号： H04L12/26
CPC分类号： H04L41/0677 , H04L1/20 , H04L43/0811
摘要： A computer Input/Output system having a fabric, a control unit (CU) and a host computer including a channel, the channel having a channel port connected by a first link to a channel neighbor port of the fabric, and the control unit having a CU port connected by a second link to a CU neighbor port on the fabric. When an error is detected in the link or protocol between the channel and the control unit, error data are reported to the channel by the channel, the channel port, the channel neighbor port, the control unit, the CU port and the CU neighbor port and sent to the channel. The error data are provided to the host computer for analysis.
摘要翻译：一种具有结构的计算机输入/输出系统，控制单元（CU）和包括通道的主机，所述通道具有通过第一链路连接到所述结构的通道相邻端口的通道端口，并且所述控制单元具有 CU端口通过第二个链路连接到Fabric上的CU邻居端口。当在通道和控制单元之间的链路或协议中检测到错误时，通道，通道端口，通道邻居端口，控制单元，CU端口和CU邻居端口向通道报告错误数据并发送到频道。将错误数据提供给主计算机进行分析。

70. 发明授权

US07089234B2 Communicating state information in a network employing extended queries and extended responses 有权
标题翻译：在采用扩展查询和扩展响应的网络中通信状态信息
公开(公告)号：US07089234B2
公开(公告)日：2006-08-08
申请号：US10209261
申请日：2002-07-31
申请人： Robert J. Dugan , John R. Flanagan , Giles R. Frazier , Roger G. Hathorn , Catherine C. Huang , William H. Miller
发明人： Robert J. Dugan , John R. Flanagan , Giles R. Frazier , Roger G. Hathorn , Catherine C. Huang , William H. Miller
IPC分类号： G06F17/30
CPC分类号： G06F13/387 , Y10S707/915 , Y10S707/959 , Y10S707/99933 , Y10S707/99934 , Y10S707/99945
摘要： State information is communicated in a network to more efficiently utilize network resources. A first node forms a single extended query requesting state information from at least one logical image of a second node. The extended query is a single query requesting state information for multiple logical images of the first node. The requested state information includes the status of logical paths previously established between the multiple logical images of the first node and the at least one logical image of the second node. Upon sending the extended query to the second node, a single extended response can be formed at the second node having the requested state information.
摘要翻译：在网络中传送状态信息以更有效地利用网络资源。第一节点形成从第二节点的至少一个逻辑图像请求状态信息的单个扩展查询。扩展查询是请求第一个节点的多个逻辑映像的状态信息的单个查询。所请求的状态信息包括先前在第一节点的多个逻辑图像与第二节点的至少一个逻辑图像之间建立的逻辑路径的状态。在将扩展查询发送到第二节点时，可以在具有所请求的状态信息的第二节点处形成单个扩展响应。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式