会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 59. 发明授权
    • Clock apparatus for forming time information for use in computer system
    • 用于形成用于计算机系统的时间信息的时钟装置
    • US5546363A
    • 1996-08-13
    • US358725
    • 1994-12-19
    • Jun FunakiShoji Tenma
    • Jun FunakiShoji Tenma
    • G06F1/14G04G3/02G04G7/00G04B17/12
    • G04G3/02G04G7/00
    • A commercially available clock IC which is easily influenced by a temperature change or the like is used as it is, thereby easily allowing the clock IC to function as a high precision clock IC. A high precision oscillator is provided separately from a clock circuit as a clock IC. On the basis of a clock signal from the high precision oscillator, a predetermined time, for example, one minute is measured by a high precision clock control circuit. A correction signal is transmitted to the clock circuit as a clock IC from a high precision control circuit every measurement of such a predetermined time, thereby allowing the correcting operation of the time information to be executed. The clock circuit is, consequently, made operative at a precision of the high precision oscillating circuit.
    • 容易受到温度变化等的影响的市售时钟IC被直接使用,由此容易地使时钟IC用作高精度时钟IC。 与作为时钟IC的时钟电路分开提供高精度振荡器。 基于来自高精度振荡器的时钟信号,通过高精度时钟控制电路测量例如1分钟的预定时间。 校正信号作为来自高精度控制电路的时钟IC作为时钟电路每测量一次这样的预定时间,从而允许执行时间信息的校正操作。 因此,时钟电路以高精度振荡电路的精度工作。
    • 60. 发明授权
    • Timepiece having a divider chain with an adjustable division rate
    • 钟表具有分频链,分频率可调
    • US4456386A
    • 1984-06-26
    • US324497
    • 1981-11-24
    • Mario Dellea
    • Mario Dellea
    • G04G3/02G04B17/12
    • G04G3/022G04G3/027
    • The timepiece includes a low frequency oscillator serving as time base andrranged to feed a first chain of frequency dividers having an adjustable division rate in order to display the time and a high frequency oscillator feeding a second chain of frequency dividers. During an imprecise period established by the first chain (3) reference pulses from the second chain (7) are counted thereby to establish a binary value (HF-DF) representing the amount of imprecision of the first chain in respect of the reference. This value is transferred into a memory in order to correct directly or indirectly the division rate of the first divider chain. There is thus obtained an oscillator having the stability of a high frequency oscillator but with energy consumption only slightly exceeding that of a low frequency oscillator.
    • 该钟表包括用作时基的低频振荡器,并且布置成馈送具有可调分频率的第一分频器链以显示时间,以及馈送第二分频器链的高频振荡器。 在由第一链(3)建立的不精确期间,对来自第二链(7)的参考脉冲进行计数,从而建立表示第一链相对于参考的不精确量的二进制值(HF-DF)。 该值被传送到存储器中,以便直接或间接地校正第一分频器链的分频率。 因此,获得了具有高频振荡器的稳定性但具有仅略低于低频振荡器的能量消耗的振荡器。